-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "intel/loihi 2"
< intel
(Loihi 2) |
(No difference)
|
Revision as of 01:19, 1 October 2021
Loihi 2 (pronounced low-ee-hee 2) is the successor to Loihi, a second-generation neuromorphic research test chip designed by Intel Labs that was introduced in late 2021. The chip uses an asynchronous spiking neural network (SNN) to implement adaptive self-modifying event-driven fine-grained parallel computations used to implement learning and inference with high efficiency. The chip is a 128-neuromorphic cores many-core IC fabricated on Intel 4 process and features a unique programmable microcode learning engine for on-chip SNN training.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/loihi_2&oldid=99347"
Facts about "Loihi 2 - Intel"
core voltage (max) | 1.25 V (12.5 dV, 125 cV, 1,250 mV) + |
core voltage (min) | 0.5 V (5 dV, 50 cV, 500 mV) + |
designer | Intel + |
die area | 31 mm² (0.0481 in², 0.31 cm², 31,000,000 µm²) + |
first announced | September 30, 2021 + |
first launched | September 30, 2021 + |
full page name | intel/loihi 2 + |
instance of | neuromorphic chip + |
ldate | September 30, 2021 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Artificial Intelligence + |
max cpu count | 16,384 + |
name | Loihi 2 + |
neuron count | 1,048,576 + |
smp max ways | 16,384 + |
synapse count | 120,000,000 + |
technology | CMOS + |
transistor count | 2,300,000,000 + |