From WikiChip
Difference between revisions of "intel/microarchitectures/alder lake"
(Updating Node Conventions) |
(updating node names) |
||
Line 37: | Line 37: | ||
** Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture | ** Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture | ||
** At least 20% IPC improvements | ** At least 20% IPC improvements | ||
− | ** | + | ** Intel 7 node |
* Memory | * Memory | ||
** Support for DDR5 | ** Support for DDR5 | ||
** Speeds of at least 4800MHz, up to 5600MHz | ** Speeds of at least 4800MHz, up to 5600MHz | ||
* Improved power delivery system | * Improved power delivery system |
Revision as of 15:18, 11 August 2021
Edit Values | |
Alder Lake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2021 |
Process | 10 nm |
Core Configs | "+8" can not be assigned to a declared number type with value 8. 8+8, "+8" can not be assigned to a declared number type with value 6. 6+8, "+0" can not be assigned to a declared number type with value 6. 6+0 |
Instructions | |
ISA | x86-64 |
Cores | |
Core Names | Golden Cove, Gracemont |
Succession | |
Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.
Process Technology
Intel is planning Alder Lake to be built on an improved Intel 7 node (previously 10nm Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.
History
In January 2021 Intel teased Alder Lake in their CES 2021 speech.
Architecture
Key changes from Tiger Lake
- Core
- Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
- At least 20% IPC improvements
- Intel 7 node
- Memory
- Support for DDR5
- Speeds of at least 4800MHz, up to 5600MHz
- Improved power delivery system
Facts about "Alder Lake - Microarchitectures - Intel"
codename | Alder Lake + |
designer | Intel + |
first launched | 2021 + |
full page name | intel/microarchitectures/alder lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Alder Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |