From WikiChip
Difference between revisions of "arm holdings/microarchitectures/neoverse v1"
< arm holdings

(Zeus)
(No difference)

Revision as of 23:03, 25 April 2021

Edit Values
Neoverse V1 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
Introduction2021
Process7 nm
Pipeline
OoOEYes
SpeculativeYes
Reg RenamingYes

Neoverse V1 (codename Zeus) is a high-performance ARM microarchitecture designed by ARM Holdings for the high-performance computing market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.

Retrieved from "https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/neoverse_v1&oldid=98755"
Facts about "Neoverse V1 - Microarchitectures - ARM"
RDF feed
codenameNeoverse V1 +
designerARM Holdings +
first launched2021 +
full page namearm holdings/microarchitectures/neoverse v1 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameNeoverse V1 +
process7 nm (0.007 μm, 7.0e-6 mm) +