Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "nervana/nnp/nnp-t 1300"
(nnpt 1300) |
|||
| Line 1: | Line 1: | ||
{{nervana title|NNP-T 1300}} | {{nervana title|NNP-T 1300}} | ||
{{chip}} | {{chip}} | ||
| − | '''NNP-T 1300''' is a [[neural processor]] designed by [[Intel Nervana]] and introduced in late 2019. Fabricated on TSMC [[16 nm process]] based on the {{nervana|Spring Crest|l=arch}} microarchitecture, the NNP-T 1300 has 22 TPCs along with 55 MiB of scratchpad memory and operates at up to 950 MHz. This chip comes in a PCIe 4.0 [[accelerator card]] form factor and incorporates 32 GiB of [[HBM2]] memory. This NPU exposes 16 inter-chip links for scale-out capabilities. | + | '''NNP-T 1300''' is a [[neural processor]] designed by [[Intel Nervana]] and introduced in late 2019. Fabricated on TSMC [[16 nm process]] based on the {{nervana|Spring Crest|l=arch}} microarchitecture, the NNP-T 1300 has 22 {{nervana|Spring Crest#Tensor Processing Cluster (TPC)|TPCs|l=arch}} along with 55 MiB of scratchpad memory and operates at up to 950 MHz. This chip comes in a PCIe 4.0 [[accelerator card]] form factor and incorporates 32 GiB of [[HBM2]] memory. This NPU exposes 16 {{nervana|Spring Crest#InterChip Link (ICL)|inter-chip links|l=arch}} for scale-out capabilities. |
Revision as of 22:59, 31 January 2020
| Edit Values | |
 | |
| General Info | |
| Microarchitecture |
NNP-T 1300 is a neural processor designed by Intel Nervana and introduced in late 2019. Fabricated on TSMC 16 nm process based on the Spring Crest microarchitecture, the NNP-T 1300 has 22 TPCs along with 55 MiB of scratchpad memory and operates at up to 950 MHz. This chip comes in a PCIe 4.0 accelerator card form factor and incorporates 32 GiB of HBM2 memory. This NPU exposes 16 inter-chip links for scale-out capabilities.
Facts about "NNP-T 1300 - Intel Nervana"
| full page name | nervana/nnp/nnp-t 1300 + |
| instance of | microprocessor + |
| ldate | 1900 + |