From WikiChip
Difference between revisions of "amd/ryzen 5/1600x"
(→Expansions) |
|||
Line 125: | Line 125: | ||
|sse42=Yes | |sse42=Yes | ||
|sse4a=Yes | |sse4a=Yes | ||
+ | |sse_gfni=No | ||
|avx=Yes | |avx=Yes | ||
+ | |avx_gfni=No | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512f=No | |
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |avx512gfni=No | ||
+ | |avx512vaes=No | ||
+ | |avx512vbmi2=No | ||
+ | |avx512bitalg=No | ||
+ | |avx512vpclmulqdq=No | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 141: | Line 160: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
|tbmt3=No | |tbmt3=No | ||
+ | |tvb=No | ||
|bpt=No | |bpt=No | ||
|eist=No | |eist=No | ||
Line 149: | Line 170: | ||
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
|isrt=No | |isrt=No | ||
|sba=No | |sba=No | ||
Line 166: | Line 194: | ||
|securekey=No | |securekey=No | ||
|osguard=No | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 172: | Line 202: | ||
|amdvi=Yes | |amdvi=Yes | ||
|amdv=Yes | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
|rvi=No | |rvi=No | ||
|smt=Yes | |smt=Yes | ||
|sensemi=Yes | |sensemi=Yes | ||
|xfr=Yes | |xfr=Yes | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=Yes | ||
+ | |amdpbod=Yes | ||
}} | }} | ||
* This model has full {{amd|XFR}} support, allowing for an additional +[[amd xfr headroom::100 MHz]] boost frequency. | * This model has full {{amd|XFR}} support, allowing for an additional +[[amd xfr headroom::100 MHz]] boost frequency. |
Revision as of 09:22, 11 November 2019
Edit Values | |
AMD Ryzen 5 1600X | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 1600X |
Part Number | YD160XBCAEWOF, YD160XBCM6IAE |
Market | Desktop |
Introduction | March 16, 2017 (announced) April 11, 2017 (launched) |
Release Price | $249 |
Shop | Amazon |
General Specs | |
Family | Ryzen 5 |
Series | Ryzen |
Locked | No |
Frequency | 3,600 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 4,000 MHz (1 core), 4,000 MHz (2 cores), 3,700 MHz (3 cores), 3,700 MHz (4 cores), 3,700 MHz (5 cores), 3,700 MHz (6 cores) |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 36 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Chipset | Promontory |
Core Name | Summit Ridge |
Core Family | 23 |
Core Model | 1 |
Core Stepping | B1 |
Process | 14 nm |
Transistors | 4,800,000,000 |
Technology | CMOS |
Die | 213 mm² |
Word Size | 64 bit |
Cores | 6 |
Threads | 12 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 95 W |
Packaging | |
Template:packages/amd/socket am4 |
Ryzen 5 1600X is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by AMD in March of 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600X operates at a base frequency of 3.6 GHz with a TDP of 95 W and a Boost frequency of up to 4 GHz with an XFR of 4.1 GHz. This model is better suited for overclocking (as opposed to its 1600 variant). This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
[Edit] Memory Configurations | |||
---|---|---|---|
Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
4 DIMMs | DDR4-2133 | ||
Double Rank | 2 DIMMs | DDR4-2400 | |
4 DIMMs | DDR4-1866 |
Expansions
The 1600X includes 24 PCIe lanes - 16 for a DGP, 4 for storage (NVMe or 2 ports SATA Express) and 4 for the chipset.
Expansion Options
|
||||||||||||||||||||||||||||
|
- eMMC, LPC, SMBus, SPI/eSPI
Audio
Support Azalia High Definition Audio
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
- This model has full XFR support, allowing for an additional +100 MHz0.1 GHzboost frequency.
100,000 kHz
Facts about "Ryzen 5 1600X - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 5 1600X - AMD#io + |
amd xfr headroom | 100 MHz (0.1 GHz, 100,000 kHz) + |
base frequency | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
chipset | Promontory + |
clock multiplier | 36 + |
core count | 6 + |
core family | 23 + |
core model | 1 + |
core name | Summit Ridge + |
core stepping | B1 + |
designer | AMD + |
die area | 213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) + |
family | Ryzen 5 + |
first announced | March 16, 2017 + |
first launched | April 11, 2017 + |
full page name | amd/ryzen 5/1600x + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd extended frequency range | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Extended Frequency Range + |
has locked clock multiplier | false + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 576 KiB (589,824 B, 0.563 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
ldate | April 11, 2017 + |
manufacturer | GlobalFoundries + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 24 + |
microarchitecture | Zen + |
model number | 1600X + |
name | AMD Ryzen 5 1600X + |
package | OPGA-1331 + |
part number | YD160XBCAEWOF + and YD160XBCM6IAE + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 249.00 (€ 224.10, £ 201.69, ¥ 25,729.17) + |
series | Ryzen + |
smp max ways | 1 + |
socket | Socket AM4 + |
supported memory type | DDR4-2666 + |
tdp | 95 W (95,000 mW, 0.127 hp, 0.095 kW) + |
technology | CMOS + |
thread count | 12 + |
transistor count | 4,800,000,000 + |
turbo frequency (1 core) | 4,000 MHz (4 GHz, 4,000,000 kHz) + |
turbo frequency (2 cores) | 4,000 MHz (4 GHz, 4,000,000 kHz) + |
turbo frequency (3 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (4 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (5 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (6 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |