From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a710"
(Matterhorn) |
|||
Line 21: | Line 21: | ||
{{future information}} | {{future information}} | ||
+ | |||
+ | == Architecture == | ||
+ | === New instructions === | ||
+ | * <code>MatMul</code> - New matrix instructions |
Revision as of 20:40, 27 October 2019
Edit Values | |
Matterhorn µarch | |
General Info | |
Arch Type | CPU |
Designer | ARM Holdings |
Manufacturer | TSMC |
Introduction | 2021 |
Process | 7 nm, 5 nm |
Core Configs | 1, 2, 4 |
Pipeline | |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Succession | |
Matterhorn is the successor to Hercules, a low-power high-performance synthesizable ARM microarchitecture designed by ARM for the mobile market.
Architecture
New instructions
-
MatMul
- New matrix instructions
Facts about "Cortex-A710 - Microarchitectures - ARM"
codename | Matterhorn + |
core count | 1 +, 2 + and 4 + |
designer | ARM Holdings + |
first launched | 2021 + |
full page name | arm holdings/microarchitectures/cortex-a710 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Matterhorn + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 5 nm (0.005 μm, 5.0e-6 mm) + |