From WikiChip
Difference between revisions of "mediatek/helio/p30"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
Line 1: | Line 1: | ||
{{mediatek title|Helio P30}} | {{mediatek title|Helio P30}} | ||
{{chip | {{chip | ||
− | |||
|name=Helio P30 | |name=Helio P30 | ||
|image=helio p30.png | |image=helio p30.png | ||
Line 10: | Line 9: | ||
|market=Mobile | |market=Mobile | ||
|first announced=August 28, 2017 | |first announced=August 28, 2017 | ||
+ | |first launched=Aug 28, 2017 | ||
|family=Helio | |family=Helio | ||
|series=Helio P | |series=Helio P |
Latest revision as of 06:55, 26 June 2019
Edit Values | |
Helio P30 | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | P30 |
Market | Mobile |
Introduction | August 28, 2017 (announced) Aug 28, 2017 (launched) |
General Specs | |
Family | Helio |
Series | Helio P |
Frequency | 1,650 MHz, 2,300 MHz |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53 |
Core Name | Cortex-A53 |
Process | 16 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 6 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Helio P30 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P30 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 7 (DL)/13 (UL).
Cache[edit]
- Main article: Cortex-A53 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||
|
This section is empty; you can help add the missing info by editing this page. |
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||
|
Hardware Accelerated Video Capabilities | ||
---|---|---|
Codec | Encode | Decode |
MPEG-4 AVC (H.264) | @ 30 FPS | @ 30 FPS |
HEVC (H.265) | ✘ | @ 30 FPS |
VP9 | @ 30 FPS | @ 30 FPS |
Wireless[edit]
Wireless Communications | |||||||
Cellular | |||||||
4G |
|
---|
Camera[edit]
- 25MP (single), 16MP+16MP (dual)
- 3840 x 2160 max recording resolution @ 30 FPS
- color+mono, wide+tele zoom with real-time depth engine
Utilizing devices[edit]
This list is incomplete; you can help by expanding it.
Facts about "Helio P30 - MediaTek"