From WikiChip
Difference between revisions of "intel/xeon platinum/8124m"
< intel‎ | xeon platinum

(Add turbo configuration reported by `turbostat`)
(add freq table)
Line 188: Line 188:
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
 +
}}
 +
 +
== Frequencies ==
 +
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 +
{{frequency table
 +
|freq_base=3,000 MHz
 +
|freq_1=3,400 MHz
 +
|freq_2=3,400 MHz
 +
|freq_3=3,400 MHz
 +
|freq_4=3,400 MHz
 +
|freq_5=3,400 MHz
 +
|freq_6=3,400 MHz
 +
|freq_7=3,400 MHz
 +
|freq_8=3,400 MHz
 +
|freq_9=3,400 MHz
 +
|freq_10=3,400 MHz
 +
|freq_11=3,400 MHz
 +
|freq_12=3,400 MHz
 +
|freq_13=3,400 MHz
 +
|freq_14=3,400 MHz
 +
|freq_15=3,400 MHz
 +
|freq_16=3,400 MHz
 +
|freq_17=3,400 MHz
 +
|freq_18=3,400 MHz
 +
|freq_avx2_base=?
 +
|freq_avx2_1=3,300 MHz
 +
|freq_avx2_2=3,300 MHz
 +
|freq_avx2_3=3,300 MHz
 +
|freq_avx2_4=3,300 MHz
 +
|freq_avx2_5=3,300 MHz
 +
|freq_avx2_6=3,300 MHz
 +
|freq_avx2_7=3,300 MHz
 +
|freq_avx2_8=3,300 MHz
 +
|freq_avx2_9=3,300 MHz
 +
|freq_avx2_10=3,300 MHz
 +
|freq_avx2_11=3,300 MHz
 +
|freq_avx2_12=3,300 MHz
 +
|freq_avx2_13=3,300 MHz
 +
|freq_avx2_14=3,300 MHz
 +
|freq_avx2_15=3,300 MHz
 +
|freq_avx2_16=3,300 MHz
 +
|freq_avx2_17=3,300 MHz
 +
|freq_avx2_18=3,300 MHz
 +
|freq_avx512_base=?
 +
|freq_avx512_1=2,900 MHz
 +
|freq_avx512_2=2,900 MHz
 +
|freq_avx512_3=2,900 MHz
 +
|freq_avx512_4=2,900 MHz
 +
|freq_avx512_5=2,900 MHz
 +
|freq_avx512_6=2,900 MHz
 +
|freq_avx512_7=2,900 MHz
 +
|freq_avx512_8=2,900 MHz
 +
|freq_avx512_9=2,900 MHz
 +
|freq_avx512_10=2,900 MHz
 +
|freq_avx512_11=2,900 MHz
 +
|freq_avx512_12=2,900 MHz
 +
|freq_avx512_13=2,900 MHz
 +
|freq_avx512_14=2,900 MHz
 +
|freq_avx512_15=2,900 MHz
 +
|freq_avx512_16=2,900 MHz
 +
|freq_avx512_17=2,900 MHz
 +
|freq_avx512_18=2,900 MHz
 
}}
 
}}

Revision as of 17:06, 25 November 2018

Edit Values
Xeon Platinum 8124M
skylake sp (basic).png
General Info
DesignerIntel
ManufacturerIntel
Model Number8124M
MarketServer
Introduction2017 (launched)
ShopAmazon
General Specs
FamilyXeon Platinum
Series8000
LockedYes
Frequency3,000 MHz
Turbo Frequency3500 MHz (1 core),
3400 MHz (2 cores),
3400 MHz (3 cores),
3400 MHz (4 cores),
3400 MHz (5 cores),
3400 MHz (6 cores),
3400 MHz (7 cores),
3400 MHz (8 cores),
3400 MHz (9 cores)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier30
CPUID0x50654
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake (server)
PlatformPurley
ChipsetLewisburg
Core NameSkylake SP
Core Family6
Core SteppingH0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores18
Threads36
Max Memory1,536 GiB
Multiprocessing
Max SMP8-Way (Multiprocessor)
Packaging
Template:packages/intel/fclga-3647

Xeon Platinum 8124M is a 64-bit 18-core x86 multi-socket highest performance server microprocessor introduced by Intel in 2017. This chip supports up to 8-way multiprocessing. The Platinum 8124M, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3 GHz with a TDP of ? W and a turbo boost frequency of up to 3.5 GHz (1 active core) and 3.4 GHz (2-9 active cores), supports up 1,536 GiB of hexa-channel DDR4-2666 ECC memory.

As indicated by the M suffix, this specific model supports double the memory capacity for up to 1.5 TiB per socket.

This specific model appears to be a custom model only for Amazon AWS.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.125 MiB
1,152 KiB
1,179,648 B
L1I$576 KiB
589,824 B
0.563 MiB
18x32 KiB8-way set associative 
L1D$576 KiB
589,824 B
0.563 MiB
18x32 KiB8-way set associativewrite-back
L2$18 MiB
18,432 KiB
18,874,368 B
0.0176 GiB
  18x1 MiB16-way set associativewrite-back
L3$24.75 MiB
25,344 KiB
25,952,256 B
0.0242 GiB
  18x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem1,536 GiB
Controllers2
Channels6
Max Bandwidth119.21 GiB/s
122,071.04 MiB/s
128.001 GB/s
128,000.763 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Hexa 119.21 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes48
Configsx16, x8, x4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
VMDVolume Management Device
NMNode Manager
KPTKey Protection Technology
PTTPlatform Trust Technology
Run SureRun Sure Technology (RAS Capability)
MBE CtrlMode-Based Execute Control
Node CtrlrNode Controller Support

Frequencies

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
123456789101112131415161718
Normal3,000 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz
AVX2?3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz
AVX512?2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_platinum/8124m&oldid=84430"
Facts about "Xeon Platinum 8124M - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Platinum 8124M - Intel#io +
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier30 +
core count18 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Platinum +
first launched2017 +
full page nameintel/xeon platinum/8124m +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,152 KiB (1,179,648 B, 1.125 MiB) +
l1d$ description8-way set associative +
l1d$ size576 KiB (589,824 B, 0.563 MiB) +
l1i$ description8-way set associative +
l1i$ size576 KiB (589,824 B, 0.563 MiB) +
l2$ description16-way set associative +
l2$ size18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) +
l3$ description11-way set associative +
l3$ size24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
ldate2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max cpu count8 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
model number8124M +
nameXeon Platinum 8124M +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
series8000 +
smp max ways8 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count36 +
turbo frequency (1 core)3,500 MHz (3.5 GHz, 3,500,000 kHz) +
turbo frequency (2 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (3 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (4 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (5 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (6 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (7 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (8 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (9 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +