Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/neoverse n1"
| Line 11: | Line 11: | ||
|renaming=Yes | |renaming=Yes | ||
}} | }} | ||
| − | '''Ares''' is a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | + | '''Ares''' is a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. Ares appears to be a derivative of the {{amdh|Cortex-A76|l=arch}} designed for higher TDP and performance. |
{{future information}} | {{future information}} | ||
Revision as of 16:48, 8 September 2018
| Edit Values | |
| Cortex-Ares µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Process | 10 nm, 7 nm |
| Pipeline | |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
Ares is a high-performance ARM microarchitecture designed by ARM Holdings for the server market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. Ares appears to be a derivative of the Template:amdh designed for higher TDP and performance.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Neoverse N1 - Microarchitectures - ARM"
| codename | Neoverse N1 + |
| core count | 4 +, 8 +, 16 +, 32 +, 64 +, 96 + and 128 + |
| designer | ARM Holdings + |
| first launched | February 20, 2019 + |
| full page name | arm holdings/microarchitectures/neoverse n1 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Neoverse N1 + |
| pipeline stages | 11 + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |