From WikiChip
Difference between revisions of "amd/cpuid"
(→Family 23) |
|||
Line 12: | Line 12: | ||
| {{amd|Zen 3|l=arch}} | | {{amd|Zen 3|l=arch}} | ||
|- | |- | ||
− | | {{amd|Zen 2|l=arch}} | + | | {{amd|Zen 2|l=arch}} || {{amd|Rome|l=arch}} (?) || 0x8 || 0xF || 0x2 || 0x? || Family 23 Model [32-47] |
|- | |- | ||
| {{amd|Zen+|l=arch}} || {{amd|Pinnacle Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x8 || [[Family 23 Model 8]] | | {{amd|Zen+|l=arch}} || {{amd|Pinnacle Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x8 || [[Family 23 Model 8]] |
Revision as of 10:09, 13 June 2018
x86
Instruction Set Architecture
Instruction Set Architecture
General
Variants
Topics
- Instructions
- Addressing Modes
- Registers
- Model-Specific Register
- Assembly
- Interrupts
- Micro-Ops
- Timer
- Calling Convention
- Microarchitectures
- CPUID
CPUIDs
- AMD's CPUIDs
- Intel's CPUIDs
Modes
Extensions(all)
Below is a list of AMD's CPUID broken down by their respective core names and microarchitecture:
CPUIDs
Family 23
Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
---|---|---|---|---|---|---|
Zen 3 | ||||||
Zen 2 | Rome (?) | 0x8 | 0xF | 0x2 | 0x? | Family 23 Model [32-47] |
Zen+ | Pinnacle Ridge | 0x8 | 0xF | 0x0 | 0x8 | Family 23 Model 8 |
Zen | Raven Ridge | 0x8 | 0xF | 0x1 | 0x1 | Family 23 Model 17 |
Naples, Whitehaven, Summit Ridge | 0x8 | 0xF | 0x0 | 0x1 | Family 23 Model 1 |