From WikiChip
Difference between revisions of "intel/cores/amber lake y"
(Created page with "{{intel title|Amber Lake Y|core}} {{core |name=Amber Lake Y |developer=Intel |manufacturer=Intel |first announced=June 4, 2018 |first launched=June 4, 2018 |isa=x86-64 |microa...") |
|||
Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Amber Lake Y | |name=Amber Lake Y | ||
+ | |no image=Yes | ||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel |
Revision as of 00:18, 5 June 2018
Edit Values | |
Amber Lake Y | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Introduction | June 4, 2018 (announced) June 4, 2018 (launched) |
Microarchitecture | |
ISA | x86-64 |
Microarchitecture | Amber Lake |
Word Size | 8 octets 64 bit16 nibbles |
Process | 14 nm 0.014 μm 1.4e-5 mm |
Technology | CMOS |
Succession | |
Amber Lake Y (AML-Y) is the name of the core for Intel's extremely-low power line of processors based on the Amber Lake microarchitecture serving as a successor to the Kaby Lake Y core. These chips are primarily targeted towards extremly-low power devices such as 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced 14nm+ process.
Facts about "Amber Lake Y - Cores - Intel"
back image | ![]() |
designer | Intel + |
first announced | June 4, 2018 + |
first launched | August 28, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | ![]() |
manufacturer | Intel + |
microarchitecture | Amber Lake + |
name | Amber Lake Y + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |