Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/amber lake y"
(Created page with "{{intel title|Amber Lake Y|core}} {{core |name=Amber Lake Y |developer=Intel |manufacturer=Intel |first announced=June 4, 2018 |first launched=June 4, 2018 |isa=x86-64 |microa...") |
(No difference)
|
Revision as of 23:17, 4 June 2018
| Edit Values | |
| Amber Lake Y | |
 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | June 4, 2018 (announced) June 4, 2018 (launched) |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Amber Lake |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Succession | |
Amber Lake Y (AML-Y) is the name of the core for Intel's extremely-low power line of processors based on the Amber Lake microarchitecture serving as a successor to the Kaby Lake Y core. These chips are primarily targeted towards extremly-low power devices such as 2-in-1s detachable, tablets, and computer sticks. Amber Lake Y processors are fabricated on Intel's enhanced 14nm+ process.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Amber Lake Y - Cores - Intel"
| designer | Intel + |
| first announced | June 4, 2018 + |
| first launched | June 4, 2018 + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | Intel + |
| microarchitecture | Amber Lake + |
| name | Amber Lake Y + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |