Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/polaris"
| Line 14: | Line 14: | ||
|l1d=2 KiB | |l1d=2 KiB | ||
|l1d per=core | |l1d per=core | ||
| − | | | + | |successor=Larrabee |
| − | | | + | |successor link=intel/microarchitectures/larrabee |
}} | }} | ||
'''Polaris''' was a research [[microarchitecture]] designed by [[Intel]] [[Intel Labs|Labs]] demonstarting the theoretical capabilities of a [[many-core]] chip performing 1 [[trillion floating point operations]]. | '''Polaris''' was a research [[microarchitecture]] designed by [[Intel]] [[Intel Labs|Labs]] demonstarting the theoretical capabilities of a [[many-core]] chip performing 1 [[trillion floating point operations]]. | ||
Revision as of 17:54, 8 April 2018
| Edit Values | |
| Polaris µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | February 2007 |
| Process | 65 nm |
| Core Configs | 80 |
| Pipeline | |
| Type | VLIW |
| Stages | 9 |
| Cache | |
| L1I Cache | 3 KiB/core |
| L1D Cache | 2 KiB/core |
| Succession | |
Polaris was a research microarchitecture designed by Intel Labs demonstarting the theoretical capabilities of a many-core chip performing 1 trillion floating point operations.
Facts about "Polaris - Microarchitectures - Intel"
| codename | Polaris + |
| core count | 80 + |
| designer | Intel + |
| first launched | February 2007 + |
| full page name | intel/microarchitectures/polaris + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Polaris + |
| pipeline stages | 9 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |