Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/ice lake sp"
(ice lake sp is confirmed) |
|||
| Line 2: | Line 2: | ||
{{core | {{core | ||
|name=Ice Lake SP | |name=Ice Lake SP | ||
| + | |no image=Yes | ||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
Revision as of 20:41, 7 April 2018
| Edit Values | |
| Ice Lake SP | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Ice Lake (server) |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Succession | |
Ice Lake SP (Ice Lake Scalable Performance) is the code name for Intel's series of server multiprocessors based on the Ice Lake microarchitecture as part of the ? platform serving as the successor to Cascade Lake SP.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Ice Lake SP - Cores - Intel"
| designer | Intel + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake (server) + |
| name | Ice Lake SP + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |