From WikiChip
Difference between revisions of "verilog/modules"
< verilog

(modules)
 
(No difference)

Latest revision as of 15:32, 27 March 2018

Basics
Language
Gate Level Modeling
Behavioral Modeling
Testing
Modules
v · d · e

Modules are basic building blocks describing the functional operation of some logical. A module is effectively a black box consisting of optional inputs, outputs, and parameters which can be instantiated in order to construct more complex structures which themselves can be used as higher-level structural modules.

.

Retrieved from "https://en.wikichip.org/w/index.php?title=verilog/modules&oldid=75542"