From WikiChip
Difference between revisions of "Template:verilog guide"

Line 31: Line 31:
 
* {{verilog|ADC}}
 
* {{verilog|ADC}}
 
* {{verilog|MUX}}
 
* {{verilog|MUX}}
−
* {{verilog|Multiplier}}
+
* {{verilog|Multiplier}}{{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}}
−
{{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}}
 
 
</div>
 
</div>
 
<noinclude>
 
<noinclude>

Revision as of 16:20, 26 March 2018

Basics
Language
Gate Level Modeling
Behavioral Modeling
Testing
Modules
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:verilog_guide&oldid=75523"