From WikiChip
Difference between revisions of "Template:verilog guide"

(initial template)
 
Line 5: Line 5:
 
* {{verilog|History}}
 
* {{verilog|History}}
 
* {{verilog|Syntax}}
 
* {{verilog|Syntax}}
−
<div class="header">Concepts</div>
+
* {{verilog|Number Representation}}
 +
<div class="header">Language</div>
 
* {{verilog|Keywords}}
 
* {{verilog|Keywords}}
 
* {{verilog|Identifiers}}
 
* {{verilog|Identifiers}}
 +
* {{verilog|Data types}}
 +
* {{verilog|Compiler Directives}}
 +
* {{verilog|System Tasks}}
 +
<div class="header">Gate Level Modeling</div>
 
* {{verilog|Primitives}}
 
* {{verilog|Primitives}}
 
* {{verilog|User Defined Primitives}}
 
* {{verilog|User Defined Primitives}}
−
* {{verilog|Data types}}
 
 
* {{verilog|Operators}}
 
* {{verilog|Operators}}
 +
<div class="header">Behavioral Modeling</div>
 +
* {{verilog|Always Block}}
 +
* {{verilog|Procedural Assignments}}
 +
* {{verilog|Continuous Assignments}}
 +
* {{verilog|Conditional Statement}}
 +
* {{verilog|Case Statement}}
 +
* {{verilog|Looping Statements}}
 +
* {{verilog|Looping Statements}}
 +
<div class="header">Testing</div>
 +
* {{verilog|Test Methodology}}
 +
* {{verilog|Simulator}}
 +
* {{verilog|Testbench}}
 +
<div class="header">Modules</div>
 +
* {{verilog|ADC}}
 +
* {{verilog|MUX}}
 +
* {{verilog|Multiplier}}
 
{{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}}
 
{{Navbar|Template:verilog guide|text=|mini=1|style=float:right;}}
 
</div>
 
</div>

Revision as of 16:20, 26 March 2018

Basics
Language
Gate Level Modeling
Behavioral Modeling
Testing
Modules

v · d · e

Retrieved from "https://en.wikichip.org/w/index.php?title=Template:verilog_guide&oldid=75522"