Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/ice lake s"
m |
m |
||
| Line 5: | Line 5: | ||
|developer=Intel | |developer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
| − | |first announced= | + | |first announced=2019 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
| Line 12: | Line 12: | ||
|proc=10 nm | |proc=10 nm | ||
|tech=CMOS | |tech=CMOS | ||
| − | |predecessor=Coffee Lake | + | |predecessor=Coffee Lake R |
| − | |predecessor link=intel/cores/kaby lake | + | |predecessor link=intel/cores/kaby lake r |
|successor=Tiger Lake S | |successor=Tiger Lake S | ||
|successor link=intel/cores/tiger lake s | |successor link=intel/cores/tiger lake s | ||
}} | }} | ||
| − | '''Ice Lake S''' ('''ICL-S''') is the code name for [[Intel]]'s mainstream performance line of processors based on the {{intel|Ice Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake | + | '''Ice Lake S''' ('''ICL-S''') is the code name for [[Intel]]'s mainstream performance line of processors based on the {{intel|Ice Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake R|l=core}}. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Ice Lake S processors are fabricated on Intel's 2nd generation enhanced [[10 nm lithography process|10nm+ process]]. |
Revision as of 18:52, 1 February 2018
| Edit Values | |
| Ice Lake S | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2019 (announced) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Ice Lake |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 10 nm 0.01 μm 1.0e-5 mm |
| Technology | CMOS |
| Succession | |
Ice Lake S (ICL-S) is the code name for Intel's mainstream performance line of processors based on the Ice Lake microarchitecture serving as a successor to Coffee Lake R. These chips are primarily targeted towards desktop performance to value computers, AiOs, and minis. Ice Lake S processors are fabricated on Intel's 2nd generation enhanced 10nm+ process.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Overview
 |
This section is empty; you can help add the missing info by editing this page. |
Common Features
| |
This section is empty; you can help add the missing info by editing this page. |
Ice Lake S Processors
 |
Leaked Info! Some of the information presented in this article is solely based on leaks that were published online or obtained directly by WikiChip. It goes without saying that this information could change, be incomplete, wrong, or even made up. It's highly advised to wait for an official product announcement. |
| List of Ice Lake S-based Processors | |||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Main processor | GPU | ||||||||||||
| Model | Launched | Price | Family | Cores | Threads | L3$ | TDP | Frequency | Turbo | Max Mem | Name | Frequency | Turbo |
| Count: 0 | |||||||||||||
See also
|
| |
|
|
Facts about "Ice Lake S - Cores - Intel"
| designer | Intel + |
| first announced | 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| microarchitecture | Ice Lake + |
| name | Ice Lake S + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |