- 
         WikiChip 
        WikiChip
 - 
        
             Architectures 
        Popular x86
- 
                                
Intel
- Client
 - Server
 - Big Cores
 - Small Cores
 
 - 
                                
AMD
 
Popular ARM
- 
                                
ARM
- Server
 - Big
 - Little
 
 - 
                                
Cavium
 - 
                                
Samsung
 
 - 
                                
 - 
         Chips 
        Popular Families
- 
                                
Ampere
 - 
                                
Apple
 - 
                                
Cavium
 - 
                                
HiSilicon
 - 
                                
MediaTek
 - 
                                
NXP
 - 
                                
Qualcomm
 - 
                                
Renesas
 - 
                                
Samsung
 
 - 
                                
 
From WikiChip
					
    Difference between revisions of "via technologies/microarchitectures/samuel 2"    
                	
														 (Created page with "{{via title|Samuel 2|arch}} {{microarchitecture |atype=CPU |name=Samuel 2 |designer=Centaur Technology |manufacturer=TSMC |process=0.150 µm |cores=1 |stages=12 |isa=x86-32 |p...")  | 
			
(No difference) 
 | 
Revision as of 21:16, 14 January 2018
| Edit Values | |
| Samuel 2 µarch | |
| General Info | |
| Arch Type | CPU | 
| Designer | Centaur Technology | 
| Manufacturer | TSMC | 
| Process | 0.150 µm | 
| Core Configs | 1 | 
| Pipeline | |
| Stages | 12 | 
| Instructions | |
| ISA | x86-32 | 
| Succession | |
Samuel 2 is the successor to Samuel, an x86 microarchitecture designed by VIA Technologies for low power devices.
Retrieved from "https://en.wikichip.org/w/index.php?title=via_technologies/microarchitectures/samuel_2&oldid=72521"
Facts about "Samuel 2 - Microarchitectures - VIA Technologies"
| codename | Samuel 2 + | 
| core count | 1 + | 
| designer | Centaur Technology + | 
| full page name | via technologies/microarchitectures/samuel 2 + | 
| instance of | microarchitecture + | 
| instruction set architecture | x86-32 + | 
| manufacturer | TSMC + | 
| microarchitecture type | CPU + | 
| name | Samuel 2 + | 
| pipeline stages | 12 + | 
| process | 150 nm (0.15 μm, 1.5e-4 mm) + |