Difference between revisions of "intel/core i7/i7-740qm"

	Edit Values
	Intel Core i7-740QM
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	i7-740QM
Part Number	BY80607005259AA,; BX80607I7740QM
S-Spec	SLBQG
Market	Mobile
Introduction	June 22, 2010 (announced); June 22, 2010 (launched)
Release Price	$378.00
Shop	Amazon
	General Specs
Family	Core i7
Locked	Yes
Frequency	1,733.33 MHz
Turbo Frequency	2,933.33 MHz (1 core),; 2,533.33 MHz (2 cores),; 1,866.66 MHz (3 cores),; 1,866.66 MHz (4 cores)
Bus type	DMI 1.0
Bus rate	2.5 GT/s
Clock multiplier	13
	Microarchitecture
Microarchitecture	Nehalem
Platform	Calpella
Chipset	Ibex Peak
Core Name	Clarksfield
Core Family	6
Core Model	30
Core Stepping	B1
Process	45 nm
Transistors	774,000,000
Technology	CMOS
Die	296 mm²
Word Size	64 bit
Cores	4
Threads	8
Max Memory	8 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
Vcore	1.075 V ± 0.325 V
TDP	45 W
Tjunction	0 °C – 100 °C
Tstorage	-25 °C – 125 °C

Revision as of 15:23, 13 December 2017

Core i7-820QM is a 64-bit x86 quad-core mobile performance microprocessor introduced by Intel late 2010. The processor has a base frequency of 1.73 GHz with a turbo frequency of 2.93 GHz and a TDP of 45 W. This MPU is based on the Clarksfield core (Nehalem) and is manufactured on Intel's 45 nm process.

Cache

Main article: Nehalem § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

256 KiB

262,144 B
0.25 MiB

L1I$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	4-way set associative	write-back
L1D$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative	write-back

L2$

1 MiB

1,024 KiB
1,048,576 B
9.765625e-4 GiB

		4x256 KiB	8-way set associative	write-back

L3$

6 MiB

6,144 KiB
6,291,456 B
0.00586 GiB

		4x1.5 MiB	16-way set associative	write-back

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR3-1333
Supports ECC	No
Max Mem	8 GiB
Controllers	1
Channels	2
Max Bandwidth	19.87 GiB/s 20,346.88 MiB/s 21.335 GB/s 21,335.25 MB/s 0.0194 TiB/s 0.0213 TB/s
Bandwidth	Single 9.93 GiB/s Double 19.87 GiB/s
Physical Address (PAE)	36 bit

Expansions

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	2.0
Max Lanes	16
Configs	1x16, 2x8

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 1.0	Turbo Boost Technology 1.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)

@@ Line 1: / Line 1: @@
 {{intel title|Core i7-740QM}}
-{{mpu
+{{chip
 | name               = Intel Core i7-740QM
 | image              =

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core i7-740QM - Intel#io +
base frequency	1,733.33 MHz (1.733 GHz, 1,733,330 kHz) +
bus rate	2,500 MT/s (2.5 GT/s, 2,500,000 kT/s) +
bus type	DMI 1.0 +
chipset	Ibex Peak +
clock multiplier	13 +
core count	4 +
core family	6 +
core model	30 +
core name	Clarksfield +
core stepping	B1 +
core voltage	1.075 V (10.75 dV, 107.5 cV, 1,075 mV) +
core voltage tolerance	0.325 V +
designer	Intel +
die area	296 mm² (0.459 in², 2.96 cm², 296,000,000 µm²) +
family	Core i7 +
first announced	June 22, 2010 +
first launched	June 22, 2010 +
full page name	intel/core i7/i7-740qm +
has ecc memory support	false +
has extended page tables support	true +
has feature	Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 1 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
instance of	microprocessor +
l1$ size	256 KiB (262,144 B, 0.25 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	4-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	8-way set associative +
l2$ size	1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description	16-way set associative +
l3$ size	6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) +
ldate	June 22, 2010 +
manufacturer	Intel +
market segment	Mobile +
max cpu count	1 +
max junction temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory	8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth	19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) +
max memory channels	2 +
max pcie lanes	16 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Nehalem +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	i7-740QM +
name	Intel Core i7-740QM +
part number	BY80607005259AA + and BX80607I7740QM +
platform	Calpella +
process	45 nm (0.045 μm, 4.5e-5 mm) +
release price	$ 378.00 (€ 340.20, £ 306.18, ¥ 39,058.74) +
s-spec	SLBQG +
smp max ways	1 +
supported memory type	DDR3-1333 +
tdp	45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technology	CMOS +
thread count	8 +
transistor count	774,000,000 +
turbo frequency (1 core)	2,933.33 MHz (2.933 GHz, 2,933,330 kHz) +
turbo frequency (2 cores)	2,533.33 MHz (2.533 GHz, 2,533,330 kHz) +
turbo frequency (3 cores)	1,866.66 MHz (1.867 GHz, 1,866,660 kHz) +
turbo frequency (4 cores)	1,866.66 MHz (1.867 GHz, 1,866,660 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas