-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "risc-v/registers"
< risc-v
(Created page with "{{risc-v title|Standard Extensions}}{{risc-v isa main}} RISC-V defines a set of '''registers''' that are part of the core ISA. ==Overview == RISC-V base ISA consists of 32 ge...") |
(No difference)
|
Revision as of 01:00, 12 December 2017
RISC-V
Instruction Set Architecture
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics
RISC-V defines a set of registers that are part of the core ISA.
Overview
RISC-V base ISA consists of 32 general-purpose registers x1-x31
which hold integer values.