-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "risc-v/non-standard extensions"
< risc-v
(Created page with "{{risc-v title|Non-Standard Extensions}}{{risc-v isa main}} RISC-V '''non-standard extensions''' refers to additional instructions offered by third parties that are not part o...") |
(No difference)
|
Revision as of 01:30, 12 December 2017
RISC-V
Instruction Set Architecture
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics
- Foundation
- Non-Standard Extensions
- Addressing Modes
- Registers
- Assembly
- Interrupts
- Microarchitectures
RISC-V non-standard extensions refers to additional instructions offered by third parties that are not part of RISC-V officially recognized standard extensions.