Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon platinum/8158"
| Line 249: | Line 249: | ||
|SPECrate2017_fp_base=325 | |SPECrate2017_fp_base=325 | ||
|SPECrate2017_fp_peak=332 | |SPECrate2017_fp_peak=332 | ||
| + | }} | ||
| + | {{benchmark entry | ||
| + | |type=spec | ||
| + | |test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171030-00242.html | ||
| + | |test_timestamp=2017-10-15 08:31:32-0400 | ||
| + | |chip_count=4 | ||
| + | |core_count=48 | ||
| + | |copies_count=96 | ||
| + | |vendor=Dell Inc. | ||
| + | |system=PowerEdge R940 (Intel Xeon Platinum 8158, 3.00 GHz) | ||
| + | |SPECrate2017_fp_base=322 | ||
| + | |SPECrate2017_fp_peak=327 | ||
}} | }} | ||
}} | }} | ||
[[Category:microprocessor models by intel based on skylake extreme core count die]] | [[Category:microprocessor models by intel based on skylake extreme core count die]] | ||
Revision as of 01:58, 24 November 2017
Template:mpu Xeon Platinum 8158 is a 64-bit dodeca-core x86 multi-socket highest performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 8-way multiprocessing. The Platinum 8158, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3 GHz with a TDP of 150 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache
- Main article: Skylake § Cache
The Xeon Platinum 8158 features a considerably larger non-default 24.75 MiB of L3, a size that would normally be found on an 18-core part.
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options
|
|||||||
|
||||||||
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Frequencies
- See also: Intel's CPU Frequency Behavior
| Mode | Base | Turbo Frequency/Active Cores | |||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
| Normal | 3,000 MHz | 3,700 MHz | 3,700 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz |
| AVX2 | 2,600 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz |
| AVX512 | 2,100 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz |
Benchmarks
Facts about "Xeon Platinum 8158 - Intel"
.png)
.png){kind=link}