From WikiChip
Difference between revisions of "intel/microarchitectures/knights hill"
Line 9: | Line 9: | ||
|predecessor link=intel/microarchitectures/knights_landing | |predecessor link=intel/microarchitectures/knights_landing | ||
}} | }} | ||
− | '''Knights Hill''' was [[Intel]]'s planned successor to {{\\|Knights Landing}}, a [[10 nm]] [[many-core]] microarchitecture for research and supercomputers. | + | '''Knights Hill''' ('''KNH''') was [[Intel]]'s planned successor to {{\\|Knights Landing}}, a [[10 nm]] [[many-core]] microarchitecture for research and supercomputers. |
== History == | == History == |
Revision as of 19:14, 16 November 2017
Edit Values | |
Knights Hill µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Process | 10 nm |
Succession | |
Knights Hill (KNH) was Intel's planned successor to Knights Landing, a 10 nm many-core microarchitecture for research and supercomputers.
Contents
History
Brands
Knights Hill was branded as 3rd generation Xeon Phi
Process Technology
Knights Hill was intended to be fabricated on Intel's 10 nm process.
Architecture
Intel released very few architectural details regarding Knights Hill.
Key changes from Knights Landing
- 10 nm (from 14 nm)
- 2nd Generation Omni-Path Architecture
Facts about "Knights Hill - Microarchitectures - Intel"
codename | Knights Hill + |
designer | Intel + |
full page name | intel/microarchitectures/knights hill + |
instance of | microarchitecture + |
instruction set architecture | x86-16 +, x86-32 + and x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Knights Hill + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |