Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "power"
(Created page with "{{power isa main}} '''POWER''' is a bi-endian (traditionally big-endian) instruction set architecture. The architecture was developed by IBM and has some use i...") |
|
(No difference)
| |
Revision as of 21:29, 5 October 2017
POWER
Instruction Set Architecture
Instruction Set Architecture
POWER is a bi-endian (traditionally big-endian) instruction set architecture. The architecture was developed by IBM and has some use in server markets. The architecture was previously known as PowerPC.
Contents
History
 |
This section is empty; you can help add the missing info by editing this page. |
Overview
| |
This section is empty; you can help add the missing info by editing this page. |
Registers
| |
This section is empty; you can help add the missing info by editing this page. |
Operation Modes
| |
This section is empty; you can help add the missing info by editing this page. |
Instruction Set
| |
This section is empty; you can help add the missing info by editing this page. |
Syntaxes
| |
This section is empty; you can help add the missing info by editing this page. |
Interrupts
| |
This section is empty; you can help add the missing info by editing this page. |
Extensions
| |
This section is empty; you can help add the missing info by editing this page. |
Implementations
| |
This section is empty; you can help add the missing info by editing this page. |
See also
 |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |
4 octets
8 nibbles
8 nibbles
8 octets
16 nibbles
16 nibbles
Facts about "POWER"
| design | Von Neumann + |
| designer | IBM + |
| dev model | consortium + |
| endianness | Bi-endian + |
| first launched | 1992 + |
| format | Register-Register + |
| full page name | POWER + |
| name | POWER + |
| word size | 32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) + |