From WikiChip
POWER

POWER
Instruction Set Architecture

v · d · e

POWER is a RISC, bi-endian (traditionally big-endian) instruction set architecture. The architecture was developed by IBM and has some use in server markets. The architecture was also derived into PowerPC for use in home computers , such as Apple's PowerMac lineup.

History[edit]

The POWER architecture first made it's debut in 1990 with the original (POWER1) architecture. It was originally known as the RISC System/6000 architecture.

Overview[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Registers[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Operation Modes[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Instruction Set[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Syntaxes[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Interrupts[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Extensions[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Implementations[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also[edit]


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
4 octets
8 nibbles
8 octets
16 nibbles



Facts about "POWER"
designVon Neumann +
designerIBM +
dev modelconsortium +
endiannessBi-endian +
first launched1992 +
formatRegister-Register +
full page namePOWER +
namePOWER +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +