Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/pentium (2009)/977"
(→Expansions) |
|||
| Line 58: | Line 58: | ||
== Expansions == | == Expansions == | ||
| + | {{expansions main | ||
| + | | | ||
| + | {{expansions entry | ||
| + | |type=PCIe | ||
| + | |pcie revision=2.0 | ||
| + | |pcie lanes=16 | ||
| + | |pcie config=1x16 | ||
| + | |pcie config 2=2x8 | ||
| + | |pcie config 3=1x8+2x4 | ||
| + | }} | ||
| + | }} | ||
== Graphics == | == Graphics == | ||
Revision as of 01:21, 22 August 2017
Cache
Memory controller
Expansions
 |
Expansion Options |
||||
|
|||||
Graphics
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
Facts about "Pentium 977 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Pentium 977 - Intel#pcie + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | 8-way set associative + |
| l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |