From WikiChip
Difference between revisions of "intel/celeron/807"
< intel‎ | celeron

Line 31: Line 31:
 
|core model=42
 
|core model=42
 
|core stepping=J1
 
|core stepping=J1
 +
|core stepping 2=Q0
 
|process=32 nm
 
|process=32 nm
 
|transistors=504,000,000
 
|transistors=504,000,000

Revision as of 20:32, 18 August 2017

Template:mpu

Cache

Memory controller

Expansions

Graphics

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features