From WikiChip
Difference between revisions of "intel/microarchitectures/penryn (client)"
(→Bloomfield) |
(→Die Shot) |
||
Line 22: | Line 22: | ||
== Die Shot == | == Die Shot == | ||
+ | ===Dual-core Penryn 3MB=== | ||
+ | * 3MB L2 cache | ||
+ | * 81 mm² | ||
+ | * 274,000,000 transistors | ||
+ | * [[45 nm process]] | ||
+ | * 2 cores | ||
− | ===Dual-core Penryn=== | + | : [[File:intel penryn core duo die shot 3mb.jpeg|300px]] |
+ | |||
+ | |||
+ | ===Dual-core Penryn 6MB=== | ||
+ | * 6MB L2 cache | ||
* 107 mm² | * 107 mm² | ||
* 410,000,000 transistors | * 410,000,000 transistors |
Revision as of 15:35, 7 August 2017
Edit Values | |
Penryn µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | November, 2007 |
Phase-out | September, 2008 |
Process | 45 nm |
Succession | |
Penryn was the microarchitecture for Intel's 45 nm process for desktops and servers as a successor to Core. Penryn was replaced by the Nehalem microarchitecture in late 2008.
Die Shot
Dual-core Penryn 3MB
- 3MB L2 cache
- 81 mm²
- 274,000,000 transistors
- 45 nm process
- 2 cores
Dual-core Penryn 6MB
- 6MB L2 cache
- 107 mm²
- 410,000,000 transistors
- 45 nm process
- 2 cores
Hexa-core Penryn
- 503 mm²
- 1,900,000,000 transistors
- 45 nm process
- 6 cores
Facts about "Penryn - Microarchitectures - Intel"
codename | Penryn + |
designer | Intel + |
first launched | November 2007 + |
full page name | intel/microarchitectures/penryn (client) + |
instance of | microarchitecture + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Penryn + |
phase-out | September 2008 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |