Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/roadmap"
| Line 57: | Line 57: | ||
| rowspan="4" | <div style="transform:rotate(-90deg);">'''2013'''</div> || style="transform: rotate(-90deg);" | '''Q4''' | | rowspan="4" | <div style="transform:rotate(-90deg);">'''2013'''</div> || style="transform: rotate(-90deg);" | '''Q4''' | ||
|- | |- | ||
| − | | style="transform: rotate(-90deg);" | '''Q3''' | + | | style="transform: rotate(-90deg);" | '''Q3''' |
|- | |- | ||
| − | | style="transform: rotate(-90deg);" | '''Q2''' | + | | style="transform: rotate(-90deg);" | '''Q2''' || {{intel|Haswell Y|l=core}} || {{intel|Haswell U|l=core}} |
|- | |- | ||
| style="transform: rotate(-90deg);" | '''Q1''' || {{intel|Ivy Bridge Y|l=core}} | | style="transform: rotate(-90deg);" | '''Q1''' || {{intel|Ivy Bridge Y|l=core}} | ||
Revision as of 23:29, 23 July 2017
This page documents Intel's past and future processor roadmaps.
This article is a work in progress!| 2019 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||
| 2018 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||
| 2017 |
Q4 | Cannonlake Y | ||
| Q3 | Coffee Lake U | Coffee Lake S | ||
| Q2 | Skylake X Kaby Lake X |
Skylake SP | ||
| Q1 | Kaby Lake H | Kaby Lake S | Kaby Lake DT | |
| 2016 |
Q4 | |||
| Q3 | Kaby Lake Y | Kaby Lake U | ||
| Q2 | Broadwell EX | |||
| Q1 | Broadwell EP | |||
| 2015 |
Q4 | Skylake DT | ||
| Q3 | Skylake Y | Skylake U | Skylake H | Skylake S |
| Q2 | ||||
| Q1 | ||||
| 2014 |
Q4 | |||
| Q3 | Broadwell Y | |||
| Q2 | ||||
| Q1 | ||||
| 2013 |
Q4 | |||
| Q3 | ||||
| Q2 | Haswell Y | Haswell U | ||
| Q1 | Ivy Bridge Y | |||
| 2012 |
Q4 | |||
| Q3 | ||||
| Q2 | Ivy Bridge U | |||
| Q1 | ||||
| 2011 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||