Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/roadmap"
| Line 27: | Line 27: | ||
| style="transform: rotate(-90deg);" | '''Q3''' || rowspan="13" | <div style="transform:rotate(-90deg);">[[14 nm process|14 nm]]</div> || {{tblnk}} || {{intel|Coffee Lake U|l=core}} || {{tblnk}} || {{intel|Coffee Lake S|l=core}} | | style="transform: rotate(-90deg);" | '''Q3''' || rowspan="13" | <div style="transform:rotate(-90deg);">[[14 nm process|14 nm]]</div> || {{tblnk}} || {{intel|Coffee Lake U|l=core}} || {{tblnk}} || {{intel|Coffee Lake S|l=core}} | ||
|- | |- | ||
| − | | style="transform: rotate(-90deg);" | '''Q2''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Skylake X|l=core}} | + | | style="transform: rotate(-90deg);" | '''Q2''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Skylake X|l=core}}<br>{{intel|Kaby Lake X|l=core}} || colspan="2" | {{intel|Skylake SP|l=core}} |
|- | |- | ||
| style="transform: rotate(-90deg);" | '''Q1''' || {{tblnk}} || {{tblnk}} || {{intel|Kaby Lake H|l=core}} || {{intel|Kaby Lake S|l=core}} || {{intel|Kaby Lake DT|l=core}} | | style="transform: rotate(-90deg);" | '''Q1''' || {{tblnk}} || {{tblnk}} || {{intel|Kaby Lake H|l=core}} || {{intel|Kaby Lake S|l=core}} || {{intel|Kaby Lake DT|l=core}} | ||
| Line 35: | Line 35: | ||
| style="transform: rotate(-90deg);" | '''Q3''' || {{intel|Kaby Lake Y|l=core}} || {{intel|Kaby Lake U|l=core}} | | style="transform: rotate(-90deg);" | '''Q3''' || {{intel|Kaby Lake Y|l=core}} || {{intel|Kaby Lake U|l=core}} | ||
|- | |- | ||
| − | | style="transform: rotate(-90deg);" | '''Q2''' | + | | style="transform: rotate(-90deg);" | '''Q2''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Broadwell EX|l=core}} |
|- | |- | ||
| − | | style="transform: rotate(-90deg);" | '''Q1''' | + | | style="transform: rotate(-90deg);" | '''Q1''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Broadwell EP|l=core}} |
|- | |- | ||
| rowspan="4" | <div style="transform:rotate(-90deg);">'''2015'''</div> || style="transform: rotate(-90deg);" | '''Q4''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Skylake DT|l=core}} | | rowspan="4" | <div style="transform:rotate(-90deg);">'''2015'''</div> || style="transform: rotate(-90deg);" | '''Q4''' || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{tblnk}} || {{intel|Skylake DT|l=core}} | ||
Revision as of 22:36, 23 July 2017
This page documents Intel's past and future processor roadmaps.
This article is a work in progress!| 2019 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||
| 2018 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||
| 2017 |
Q4 | Cannonlake Y | ||
| Q3 | Coffee Lake U | Coffee Lake S | ||
| Q2 | Skylake X Kaby Lake X |
Skylake SP | ||
| Q1 | Kaby Lake H | Kaby Lake S | Kaby Lake DT | |
| 2016 |
Q4 | |||
| Q3 | Kaby Lake Y | Kaby Lake U | ||
| Q2 | Broadwell EX | |||
| Q1 | Broadwell EP | |||
| 2015 |
Q4 | Skylake DT | ||
| Q3 | Skylake Y | Skylake U | Skylake H | Skylake S |
| Q2 | ||||
| Q1 | ||||
| 2014 |
Q4 | |||
| Q3 | Broadwell Y | |||
| Q2 | ||||
| Q1 | ||||
| 2013 |
Q4 | |||
| Q3 | Haswell Y | |||
| Q2 | ||||
| Q1 | Ivy Bridge Y | |||
| 2012 |
Q4 | |||
| Q3 | ||||
| Q2 | Ivy Bridge U | |||
| Q1 | ||||
| 2011 |
Q4 | |||
| Q3 | ||||
| Q2 | ||||
| Q1 | ||||