From WikiChip
Difference between revisions of "renesas/r-car/h1"
Line 24: | Line 24: | ||
|thread count=5 | |thread count=5 | ||
|max cpus=1 | |max cpus=1 | ||
+ | |max memory=2 GiB | ||
|v core=1.2 V | |v core=1.2 V | ||
|v io=3.3 V | |v io=3.3 V |
Revision as of 21:44, 20 July 2017
Template:mpu R-Car H1 is a high-end embedded penta-core SoC for the automotive industry designed by Renesas and introduced in 2011. While mass production was scheduled to begin in December 2012, it's unknown if that stage was ever actually reached. The H1 features 5 cores, four Cortex-A9 cores operating at 1 GHz and an additional SH-4A core operating at 800 MHz intended for real-time processing multimedia engine (MME). This chips incorporates Imagination's PowerVR SGX543-MP2 GPU. The H1 supports up to 2 GiB of DDR3-1066 memory.
Contents
Cache
- Main article: Cortex-A9 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||||
|
Expansions
Expansion Options
|
||||||||||||||||||||||||||||||||||
|
- 3 x HSPI
- MLB (MOST150) 6-Pin I/F
- 2 x CAN 32 Message Buffers
- MMC
- 4 x SD
Graphics
Integrated Graphics Information
|
||||||||||||||||||||||||||||||
|
Facts about "R-Car H1 - Renesas"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | R-Car H1 - Renesas#io + |
has ecc memory support | false + |
integrated gpu | PowerVR SGX543 + |
integrated gpu base frequency | 250 MHz (0.25 GHz, 250,000 KHz) + |
integrated gpu designer | Imagination Technologies + |
integrated gpu execution units | 2 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
max memory bandwidth | 7.95 GiB/s (8,140.8 MiB/s, 8.536 GB/s, 8,536.248 MB/s, 0.00776 TiB/s, 0.00854 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 1 + |
supported memory type | DDR3-1066 + |