From WikiChip
Difference between revisions of "intel/xeon gold/6138t"
Line 179: | Line 179: | ||
== Frequencies == | == Frequencies == | ||
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
− | {{frequency table}} | + | {{frequency table |
+ | |freq_base=2,000 MHz | ||
+ | |freq_1=3,700 MHz | ||
+ | |freq_2=3,700 MHz | ||
+ | |freq_3=3,500 MHz | ||
+ | |freq_4=3,500 MHz | ||
+ | |freq_5=3,400 MHz | ||
+ | |freq_6=3,400 MHz | ||
+ | |freq_7=3,400 MHz | ||
+ | |freq_8=3,400 MHz | ||
+ | |freq_9=3,200 MHz | ||
+ | |freq_10=3,200 MHz | ||
+ | |freq_11=3,200 MHz | ||
+ | |freq_12=3,200 MHz | ||
+ | |freq_13=2,900 MHz | ||
+ | |freq_14=2,900 MHz | ||
+ | |freq_15=2,900 MHz | ||
+ | |freq_16=2,900 MHz | ||
+ | |freq_17=2,700 MHz | ||
+ | |freq_18=2,700 MHz | ||
+ | |freq_19=2,700 MHz | ||
+ | |freq_20=2,700 MHz | ||
+ | |freq_avx2_base=1,500 MHz | ||
+ | |freq_avx2_1=3,600 MHz | ||
+ | |freq_avx2_2=3,600 MHz | ||
+ | |freq_avx2_3=3,400 MHz | ||
+ | |freq_avx2_4=3,400 MHz | ||
+ | |freq_avx2_5=3,100 MHz | ||
+ | |freq_avx2_6=3,100 MHz | ||
+ | |freq_avx2_7=3,100 MHz | ||
+ | |freq_avx2_8=3,100 MHz | ||
+ | |freq_avx2_9=2,600 MHz | ||
+ | |freq_avx2_10=2,600 MHz | ||
+ | |freq_avx2_11=2,600 MHz | ||
+ | |freq_avx2_12=2,600 MHz | ||
+ | |freq_avx2_13=2,300 MHz | ||
+ | |freq_avx2_14=2,300 MHz | ||
+ | |freq_avx2_15=2,300 MHz | ||
+ | |freq_avx2_16=2,300 MHz | ||
+ | |freq_avx2_17=2,200 MHz | ||
+ | |freq_avx2_18=2,200 MHz | ||
+ | |freq_avx2_19=2,200 MHz | ||
+ | |freq_avx2_20=2,200 MHz | ||
+ | |freq_avx512_base=1,200 MHz | ||
+ | |freq_avx512_1=3,500 MHz | ||
+ | |freq_avx512_2=3,500 MHz | ||
+ | |freq_avx512_3=3,200 MHz | ||
+ | |freq_avx512_4=3,200 MHz | ||
+ | |freq_avx512_5=2,500 MHz | ||
+ | |freq_avx512_6=2,500 MHz | ||
+ | |freq_avx512_7=2,500 MHz | ||
+ | |freq_avx512_8=2,500 MHz | ||
+ | |freq_avx512_9=2,100 MHz | ||
+ | |freq_avx512_10=2,100 MHz | ||
+ | |freq_avx512_11=2,100 MHz | ||
+ | |freq_avx512_12=2,100 MHz | ||
+ | |freq_avx512_13=1,900 MHz | ||
+ | |freq_avx512_14=1,900 MHz | ||
+ | |freq_avx512_15=1,900 MHz | ||
+ | |freq_avx512_16=1,900 MHz | ||
+ | |freq_avx512_17=1,800 MHz | ||
+ | |freq_avx512_18=1,800 MHz | ||
+ | |freq_avx512_19=1,800 MHz | ||
+ | |freq_avx512_20=1,800 MHz | ||
+ | }} |
Revision as of 02:33, 17 July 2017
Template:mpu Xeon Gold 6138T is a 64-bit 20-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138T, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||
|
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | ||
Normal | 2,000 MHz | 3,700 MHz | 3,700 MHz | 3,500 MHz | 3,500 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 3,400 MHz | 3,200 MHz | 3,200 MHz | 3,200 MHz | 3,200 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz |
AVX2 | 1,500 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz | 2,200 MHz | 2,200 MHz | 2,200 MHz | 2,200 MHz |
AVX512 | 1,200 MHz | 3,500 MHz | 3,500 MHz | 3,200 MHz | 3,200 MHz | 2,500 MHz | 2,500 MHz | 2,500 MHz | 2,500 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz | 1,900 MHz | 1,900 MHz | 1,900 MHz | 1,900 MHz | 1,800 MHz | 1,800 MHz | 1,800 MHz | 1,800 MHz |
Facts about "Xeon Gold 6138T - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6138T - Intel#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 1,280 KiB (1,310,720 B, 1.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 640 KiB (655,360 B, 0.625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) + |
max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
supported memory type | DDR4-2666 + |