Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon platinum"
| Line 8: | Line 8: | ||
| type = Microprocessors | | type = Microprocessors | ||
| first announced = May 4, 2017 | | first announced = May 4, 2017 | ||
| − | | first launched = | + | | first launched = July 11, 2017 |
| arch = x86 server multiprocessors | | arch = x86 server multiprocessors | ||
| isa = x86-64 | | isa = x86-64 | ||
| Line 15: | Line 15: | ||
| proc = 14 nm | | proc = 14 nm | ||
| tech = CMOS | | tech = CMOS | ||
| − | | clock min = | + | | clock min = 2,000 MHz |
| − | | clock max = | + | | clock max = 3,600 MHz |
| package = FCLGA-3647 | | package = FCLGA-3647 | ||
| socket = LGA-3647 | | socket = LGA-3647 | ||
Revision as of 14:44, 12 July 2017
| Xeon Platinum | |
.png)
| |
| Xeon Platinum Logo | |
| Developer | Intel |
| Manufacturer | Intel |
| Type | Microprocessors |
| Introduction | May 4, 2017 (announced) July 11, 2017 (launch) |
| Architecture | x86 server multiprocessors |
| ISA | x86-64 |
| µarch | Skylake |
| Word size | 64 bit 8 octets
16 nibbles |
| Process | 14 nm 0.014 μm
1.4e-5 mm |
| Technology | CMOS |
| Clock | 2,000 MHz-3,600 MHz |
| Package | FCLGA-3647 |
| Socket | LGA-3647 |
| Succession | |
| ← | |
| Xeon E7 Xeon E5 |
|
Xeon Platinum is a family of 64-bit x86 multi-socket multi-core highest performance server microprocessors introduced by Intel in 2017. The Xeon Platinum series offers the highest performance, highest scalability, and highest flexibility.
Contents
Overview
 |
This section is empty; you can help add the missing info by editing this page. |
Members
Skylake
- See also: Skylake µarch
Introduced in July 2017, the Skylake-based Xeon Platinum microprocessors support eight-way multiprocessing with up to 28 cores and 56 threads. Additionally, all Xeon Platinum processors support:
- TDP: 105 W - 205 W
- Mem: 768 GiB hexa-channel DDR4-2133 ECC memory.
- M versions support 1.5 TiB per socket
- I/O: 48 PCIe 3 lanes
- ISA: Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL)
- Features: Hyper-Threading, Turbo Boost, Speed Shift, vPro, VT-x, TSX, TXT, Volume Management Device (VMD), Mode-based Execute Control (MBE), Key Protection Technology (KPT), and Platform Trust Technology (PTT).
All Xeon Platinum processors support QuickAssist Technology which is integrated on the chipset as well as the Omni-Path Architecture on the chipset as well as via discrete PCIe cards. All models also support 3 Ultra Path Interconnect (UPI) links.
| List of Skylake-based Xeon Platinum Processors | ||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Main processor | Cache | Memory | ||||||||||||||||||
| Model | Price | Launched | Cores | Threads | Frequency | Max Turbo | TDP | L2$ | L3$ | Mem Type | Max Mem | |||||||||
| Count: 0 | ||||||||||||||||||||
See also
Facts about "Xeon Platinum - Intel"
| designer | Intel + |
| first announced | May 4, 2017 + |
| first launched | July 11, 2017 + |
| full page name | intel/xeon platinum + |
| instance of | microprocessor family + |
| instruction set architecture | x86-64 + |
| main designer | Intel + |
| manufacturer | Intel + |
| microarchitecture | Skylake +, Cascade Lake + and Cooper Lake + |
| name | Xeon Platinum + |
| package | FCLGA-3647 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| socket | LGA-3647 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |