Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a75"
| Line 10: | Line 10: | ||
|process 3=10 nm | |process 3=10 nm | ||
|process 4=7 nm | |process 4=7 nm | ||
| − | |||
|cores=1 | |cores=1 | ||
|cores 2=2 | |cores 2=2 | ||
| − | |||
|oooe=Yes | |oooe=Yes | ||
|speculative=Yes | |speculative=Yes | ||
| Line 20: | Line 18: | ||
|stages max=13 | |stages max=13 | ||
|decode=3-way | |decode=3-way | ||
| − | |isa=ARMv8 | + | |isa=ARMv8.2 |
|feature=Hardware virtualization | |feature=Hardware virtualization | ||
|extension=FPU | |extension=FPU | ||
|extension 2=NEON | |extension 2=NEON | ||
| − | |||
|l1i=8-64 KiB | |l1i=8-64 KiB | ||
|l1i per=core | |l1i per=core | ||
| Line 33: | Line 30: | ||
|l2=64-256-512 KiB | |l2=64-256-512 KiB | ||
|l2 per=core | |l2 per=core | ||
| − | |||
|l3=0-4 MiB | |l3=0-4 MiB | ||
|l3 per=Cluster | |l3 per=Cluster | ||
Revision as of 15:20, 26 June 2017
| Edit Values | |
| Cortex-A75 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | May 29, 2017 |
| Process | 16 nm, 14 nm, 10 nm, 7 nm |
| Core Configs | 1, 2 |
| Pipeline | |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 11-13 |
| Decode | 3-way |
| Instructions | |
| ISA | ARMv8.2 |
| Extensions | FPU, NEON |
| Cache | |
| L1I Cache | 8-64 KiB/core 4-way set associative |
| L1D Cache | 8-64 KiB/core 4-way set associative |
| L2 Cache | 64-256-512 KiB/core |
| L3 Cache | 0-4 MiB/Cluster |
| Succession | |
Cortex-A75 is a low-power high-performance microarchitecture designed by ARM Holdings as a successor to the Cortex-A73. The Cortex-A75, which implemented the ARMv8 ISA, is typically is a performant core which is often combined with a number of lower power cores (e.g. Cortex-A55) in a DynamIQ big.LITTLE configuration to achieve better energy/performance.
Note that this microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Facts about "Cortex-A75 - Microarchitectures - ARM"
| codename | Cortex-A75 + |
| core count | 1 + and 2 + |
| designer | ARM Holdings + |
| first launched | May 29, 2017 + |
| full page name | arm holdings/microarchitectures/cortex-a75 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A75 + |
| pipeline stages (max) | 13 + |
| pipeline stages (min) | 11 + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) +, 14 nm (0.014 μm, 1.4e-5 mm) +, 10 nm (0.01 μm, 1.0e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |