Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "ambric/am2000/am2024"
m (Bot: corrected mem) |
m (Bot: corrected mem) |
||
| Line 40: | Line 40: | ||
| thread count = | | thread count = | ||
| max cpus = | | max cpus = | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| electrical = | | electrical = | ||
Revision as of 19:37, 23 June 2017
Template:mpu Am2024 was an MPPA introduced in late 2006 by Ambric. This model was made of 24 Brics arranged as a grid, making up a total of 192 32-bit RICS-like cores operating asynchronously at 1-333 MHz.
Architecture
- Main article: Am2000 § Architecture
The Am2024 is made of 24 homogeneous 'Brics' laid out in a grid to form 192 cores and 192 RAM units.
General layout:
- 24x Brics
Cache
The Am2035 contains 24 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 312 kB of SRAM.
Memory controller
| Integrated Memory Controller | |
| Type | DDR2-400 |
| Controllers | 2 |
| Channels | 1 |
| Max memory | 4 GiB |
Expansions
- PCIe
- JTAG
- GPIO @ 100 MHz
- serial flash
Facts about "Am2024 - Ambric"
| base frequency | 333 MHz (0.333 GHz, 333,000 kHz) + |
| bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
| clock multiplier | 3.3 + |
| core count | 192 + |
| designer | Ambric + |
| family | Am2000 + |
| first announced | October 10, 2006 + |
| first launched | January 2007 + |
| full page name | ambric/am2000/am2024 + |
| has feature | PCIe +, JTAG +, GPIO + and serial flash + |
| has locked clock multiplier | false + |
| instance of | microprocessor + |
| last order | 2012 + |
| last shipment | 2012 + |
| ldate | January 2007 + |
| market segment | Embedded + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| microarchitecture | Ambric + |
| model number | Am2024 + |
| name | Am2024 + |
| part number | Am2024 + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| series | Gen 1 + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |