Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/canmore"
| Line 22: | Line 22: | ||
| succession = Yes | | succession = Yes | ||
| − | | predecessor = | + | | predecessor = Stealey |
| − | | predecessor link = | + | | predecessor link = intel/cores/stealey |
| successor = Sodaville | | successor = Sodaville | ||
| successor link = intel/cores/sodaville | | successor link = intel/cores/sodaville | ||
Revision as of 05:09, 3 April 2017
| Edit Values | |
| Canmore | |
 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | August 20, 2008 (announced) September 8, 2008 (launched) |
| Microarchitecture | |
| Microarchitecture | Pentium M |
| Word Size | 4 octets 32 bit8 nibbles |
| Process | 90 nm 0.09 μm 9.0e-5 mm |
| Technology | CMOS |
| Succession | |
Canmore is the core for Intel's series of consumer electronics system on chips based on the Pentium M microarchitecture.
Documents
Facts about "Canmore - Cores - Intel"
| designer | Intel + |
| first announced | August 20, 2008 + |
| first launched | September 8, 2008 + |
| instance of | core + |
| manufacturer | Intel + |
| microarchitecture | Pentium M + |
| name | Canmore + |
| process | 90 nm (0.09 μm, 9.0e-5 mm) + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |