Difference between revisions of "intel/xeon e5/e5-2689 v4"

From WikiChip

< intel‎ | xeon e5

Revision as of 16:22, 4 December 2016

Template:mpu The Xeon E5-2689 v4 is a 64-bit deca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for standard 2S environments. Operating at 3.1 GHz with a turbo boost frequency of 3.8 GHz for a single active core, this MPU has a TDP of 165 W and is manufactured on a 14 nm process (based on Broadwell).

1 Cache
2 Graphics
3 Memory controller
4 Expansions
5 Features

Cache

Main article: Broadwell § Cache

Cache Info [Edit Values]
L1I$	320 KiB 327,680 B 0.313 MiB	10x32 KiB 8-way set associative (per core, write-back)
L1D$	320 KiB 327,680 B 0.313 MiB	10x32 KiB 8-way set associative (per core, write-back)
L2$	2.5 MiB 2,560 KiB 2,621,440 B 0.00244 GiB	10x256 KiB 8-way set associative (per core, write-back)
L3$	25 MiB 25,600 KiB 26,214,400 B 0.0244 GiB	10x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics

This microprocessor has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type	DDR4-2400
Controllers	1
Channels	4
ECC Support	Yes
Max bandwidth	71.53 GiB/s
Bandwidth (single)	17.88 GiB/s
Bandwidth (dual)	35.76 GiB/s
Max memory	1,536 GiB
Physical Address Extensions	46 bit

Expansions

Template:mpu expansions

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2689_v4&oldid=30384"

Facts about "Xeon E5-2689 v4 - Intel"

RDF feed

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E5-2689 v4 - Intel#io +
base frequency	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
bus links	2 +
bus rate	9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) +
bus speed	4,800 MHz (4.8 GHz, 4,800,000 kHz) +
bus type	QPI +
chipset	C610 Series +
clock multiplier	31 +
core count	10 +
core family	6 +
core model	4F +
core name	Broadwell EP +
core stepping	B0 +
core voltage	1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid	406F1 +
designer	Intel +
die area	246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
family	Xeon E5 +
first announced	June 20, 2016 +
first launched	June 20, 2016 +
full page name	intel/xeon e5/e5-2689 v4 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has extended page tables support	true +
has feature	Trusted Execution Technology +, Transactional Synchronization Extensions +, Intel vPro Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
io voltage	1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance	3% +
isa	x86-64 +
isa family	x86 +
l1d$ description	8-way set associative +
l1d$ size	320 KiB (327,680 B, 0.313 MiB) +
l1i$ description	8-way set associative +
l1i$ size	320 KiB (327,680 B, 0.313 MiB) +
l2$ description	8-way set associative +
l2$ size	2.5 MiB (2,560 KiB, 2,621,440 B, 0.00244 GiB) +
l3$ description	20-way set associative +
l3$ size	25 MiB (25,600 KiB, 26,214,400 B, 0.0244 GiB) +
ldate	June 20, 2016 +
manufacturer	Intel +
market segment	Server +
max case temperature	325.15 K (52 °C, 125.6 °F, 585.27 °R) +
max cpu count	2 +
max memory	1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes	40 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Broadwell +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	E5-2689 v4 +
name	Xeon E5-2689 v4 +
part number	CM8066002648200 +
platform	Grantley EP 2S +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 2,723.00 (€ 2,450.70, £ 2,205.63, ¥ 281,367.59) +
s-spec	SR2T7 +
s-spec (qs)	QK7Z +
series	E5-2000 +
smp max ways	2 +
tdp	165 W (165,000 mW, 0.221 hp, 0.165 kW) +
technology	CMOS +
thread count	20 +
transistor count	3,200,000,000 +
turbo frequency (10 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (1 core)	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (2 cores)	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (3 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (4 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (5 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (6 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (7 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (8 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
turbo frequency (9 cores)	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

@@ Line 45: / Line 45: @@
 | cpuid               = 406F1
+| isa family          = x86
+| isa                 = x86-64
 | microarch           = Broadwell
 | platform            = Grantley EP 2S

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas