Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i7/i7-840qm"
| Line 101: | Line 101: | ||
|l3 break=4x2 MiB | |l3 break=4x2 MiB | ||
|l3 desc=16-way set associative | |l3 desc=16-way set associative | ||
| − | |l3 policy=write- | + | |l3 policy=write-back |
| + | }} | ||
== Memory controller == | == Memory controller == | ||
Revision as of 22:17, 26 November 2016
Template:mpu Core i7-820QM is a 64-bit x86 quad-core mobile performance microprocessor introduced by Intel late 2010. The processor has a base frequency of 1.86 GHz with a turbo frequency of 3.20 GHz and a TDP of 45 W. This MPU is based on the Clarksfield core (Nehalem) and is manufactured on Intel's 45 nm process.
Cache
- Main article: Nehalem § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Facts about "Core i7-840QM - Intel"
| has ecc memory support | false + |
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
| max memory channels | 2 + |
| supported memory type | DDR3-1333 + |