Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/athlon mp/amsn2000dut3c"
(→Features) |
|||
| Line 107: | Line 107: | ||
| e3dnow = Yes | | e3dnow = Yes | ||
| sse = Yes | | sse = Yes | ||
| + | | amd smartmp = Yes | ||
}} | }} | ||
* Advanced Configuration and Power Interface [[has feature::ACPI| ]] | * Advanced Configuration and Power Interface [[has feature::ACPI| ]] | ||
Revision as of 11:07, 17 November 2016
Template:mpu The Athlon MP 2000+ (OPN AMSN2000DUT3C) based on the Thoroughbred core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2002 for the server and workstation market. This MPU operated at 1.6 GHz with a FSB transfer rate of 266 MT/s (x12.5 multiplier), was manufactured on a newer 130 nm process.
Cache
- Main article: K7 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 16-way set associative |
Graphics
This MPU has no integrated graphics processing unit.
Features
- Advanced Configuration and Power Interface
- Halt State
- Stop Grant State
Documents
Datasheets
- AMD Athlon MP Processor Model 8 Data Sheet for Multiprocessor Platforms; Publication # 25722 Rev. E; Issue Date: March 2003.
Others
- System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors; Publication # 25325; Rev: B; August 2002.
Facts about "Athlon MP 2000+ - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Athlon MP 2000+ - AMD#package + |
| base frequency | 1,667 MHz (1.667 GHz, 1,667,000 kHz) + |
| bus rate | 266 MT/s (0.266 GT/s, 266,000 kT/s) + |
| bus speed | 133 MHz (0.133 GHz, 133,000 kHz) + |
| bus type | FSB + |
| chipset | AMD-760MP + |
| clock multiplier | 12.5 + |
| core count | 1 + |
| core family | 6 + |
| core model | 8 + |
| core name | Thoroughbred + |
| core stepping | 0 + and 1 + |
| core voltage | 1.6 V (16 dV, 160 cV, 1,600 mV) + |
| cpuid | 680 + and 681 + |
| designer | AMD + |
| die area | 85 mm² (0.132 in², 0.85 cm², 85,000,000 µm²) + |
| family | Athlon MP + |
| first announced | August 27, 2002 + |
| first launched | August 27, 2002 + |
| full page name | amd/athlon mp/amsn2000dut3c + |
| has amd smartmp technology | true + |
| has feature | SmartMP Technology +, ACPI +, Halt State + and Stop Grant State + |
| has locked clock multiplier | true + |
| has multiprocessing support | true + |
| instance of | microprocessor + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 2-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
| ldate | August 27, 2002 + |
| manufacturer | AMD + |
| market segment | Server + |
| max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
| max cpu count | 2 + |
| max junction temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
| microarchitecture | K7 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
| model number | Athlon MP 2000+ + |
| name | AMD Athlon MP 2000+ + |
| package | OPGA-453 + |
| part number | AMSN2000DUT3C + |
| platform | Athlon MP + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| smp max ways | 2 + |
| tdp | 58.2 W (58,200 mW, 0.078 hp, 0.0582 kW) + |
| tdp (typical) | 52.8 W (52,800 mW, 0.0708 hp, 0.0528 kW) + |
| technology | CMOS + |
| thread count | 1 + |
| transistor count | 37,200,000 + |
| word size | 32 bit (4 octets, 8 nibbles) + |