From WikiChip
Difference between revisions of "amd/duron/d600aut1b"
< amd‎ | duron

(img)
Line 3: Line 3:
 
| name                = Duron 600
 
| name                = Duron 600
 
| no image            =  
 
| no image            =  
| image              = AMD Duron D600AUT1B.jpg
+
| image              = KL AMD Duron Spitfire.jpg
 
| image size          = 250px
 
| image size          = 250px
 
| caption            =  
 
| caption            =  
Line 151: Line 151:
 
=== Other ===
 
=== Other ===
 
* [[:File:AMD Duron Processor Model 3 Revision Guide (October, 2003).pdf|AMD Duron Processor Model 3 Revision Guide]]; Publication # 23865; Rev: K; Issue Date: October 2003.
 
* [[:File:AMD Duron Processor Model 3 Revision Guide (October, 2003).pdf|AMD Duron Processor Model 3 Revision Guide]]; Publication # 23865; Rev: K; Issue Date: October 2003.
 +
 +
== Gallery ==
 +
<gallery>
 +
File:AMD Duron D600AUT1B.jpg
 +
</gallery>

Revision as of 01:42, 26 October 2016

Template:mpu Duron 600 based on the Spitfire core was a 32-bit x86 microprocessor developed by AMD and introduced in 2000. This model was part of the first series of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 550 MHz with a bus capable of 200 MT/s with a typical TDP of 27.4 W.

Cache

Main article: K7 § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L1D$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L2$ 64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
1x64 KiB 16-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

Template:mpu features

  • Halt State
  • Sleep State

Documents

DataSheet

Other

Gallery

has featureHalt State + and Sleep State +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +