From WikiChip
Difference between revisions of "exponential technology/x704/466"
(Created page with "{{expotech title|X704-466}} {{mpu | name = X704-466 | no image = Yes | image = | image size = | caption = | des...") |
(→Cache) |
||
Line 77: | Line 77: | ||
== Cache == | == Cache == | ||
{{main|exponential_technology/microarchitectures/x704#Memory_Hierarchy|l1=X704 § Cache}} | {{main|exponential_technology/microarchitectures/x704#Memory_Hierarchy|l1=X704 § Cache}} | ||
− | Level 3 can be provided externally with cache size of 512 | + | Level 3 can be provided externally with cache size of 512 KiB to 2 MiB. |
{{cache info | {{cache info | ||
− | |l1i cache=2 | + | |l1i cache=2 KiB |
− | |l1i break=1x2 | + | |l1i break=1x2 KiB |
|l1i desc=direct mapped | |l1i desc=direct mapped | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=2 | + | |l1d cache=2 KiB |
− | |l1d break=1x2 | + | |l1d break=1x2 KiB |
|l1d desc=direct mapped | |l1d desc=direct mapped | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=32 | + | |l2 cache=32 KiB |
− | |l2 break=1x32 | + | |l2 break=1x32 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra= | |l2 extra= |
Revision as of 23:56, 20 September 2016
Template:mpu X704 466 MHz was a PowerPC-compatible microprocessor operating at 466 MHz announced in January 1997 by Exponential Technology. The company folded before the model ever reaching market (See X704 § History).
Cache
- Main article: X704 § Cache
Level 3 can be provided externally with cache size of 512 KiB to 2 MiB.
Cache Info [Edit Values] | ||
L1I$ | 2 KiB 2,048 B 0.00195 MiB |
1x2 KiB direct mapped |
L1D$ | 2 KiB 2,048 B 0.00195 MiB |
1x2 KiB direct mapped |
L2$ | 32 KiB 0.0313 MiB 32,768 B 3.051758e-5 GiB |
1x32 KiB 8-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Fully PowerPC 60x-compatible architecture
- IEEE 1149.1-compliant JTAG test access port
- IEEE 754-compliant single-precision and double-precision arithmetic
- Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
- Support for all PowerPC cache operations
- Support for PowerEndian and BigEndian modes
Documents
Manuals
- X704 Technical Summary, 1996
See also
Facts about "X704-466 - Exponential Technology"
base frequency | 466 MHz (0.466 GHz, 466,000 kHz) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | 60x bus + |
clock multiplier | 4.6 + |
core count | 1 + |
core voltage | 3.6 V (36 dV, 360 cV, 3,600 mV) + |
designer | Exponential Technology + |
die area | 150 mm² (0.233 in², 1.5 cm², 150,000,000 µm²) + |
family | X704 + |
first announced | January 7, 1997 + |
full page name | exponential technology/x704/466 + |
instance of | microprocessor + |
l1d$ description | direct mapped + |
l1d$ size | 2 KiB (2,048 B, 0.00195 MiB) + |
l1i$ description | direct mapped + |
l1i$ size | 2 KiB (2,048 B, 0.00195 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.0313 MiB (32 KiB, 32,768 B, 3.051758e-5 GiB) + |
ldate | January 7, 1997 + |
manufacturer | Hitachi + |
market segment | Desktop + |
max cpu count | 1 + |
microarchitecture | X704 + |
model number | X704-466 + |
name | X704-466 + |
platform | CHRP + |
power dissipation | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
process | 500 nm (0.5 μm, 5.0e-4 mm) + |
smp max ways | 1 + |
technology | BiCMOS + |
thread count | 1 + |
transistor count | 2,700,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |