From WikiChip
Difference between revisions of "amd/am186/80186-6-bzc"
< amd‎ | am186

(→‎Cache)
Line 79: Line 79:
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{main|intel/microarchitectures/80186#Memory_Hierarchy|l1=80186 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=0 KB
+
|l1 cache=0 KiB
−
|l1 break=1x0 KB
+
|l1 break=1x0 KiB
 
|l1 desc=
 
|l1 desc=
 
|l1 extra=
 
|l1 extra=
−
|l2 cache=0 KB
+
|l2 cache=0 KiB
−
|l2 break=1x0 KB
+
|l2 break=1x0 KiB
 
}}
 
}}
  

Revision as of 22:18, 20 September 2016

Template:mpu 80186-6/BZC is an 80186-based microprocessor designed by Intel and manufactured by AMD. This model is geared toward aerospace and defense application and thus conforms to MIL-STD-883C. This chip operated at 6 MHz enclosed in PGA packaging.

Cache

Main article: 80186 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB
L2$ 0 KiB
0 MiB
0 B
0 GiB
1x0 KiB

Graphics

This chip had no integrated graphics processing unit.

Features

  • MIL-STD-883C compliant
  • Military temperature range
  • 10 new instructions
  • Two DMA channels
  • Three programmable interrupt timers
  • Local Bus Controller
  • Object code-compatible with all 86/88 software

Documents

Warning: Default sort key "80186-6-BZC" overrides earlier default sort key "80186-6/BZC, AMD".

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am186/80186-6-bzc&oldid=25237"
Facts about "80186-6/BZC - AMD"
RDF feed
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +