From WikiChip
Difference between revisions of "intel/atom x3/x3-c3200rk"
Line 62: | Line 62: | ||
== Cache == | == Cache == | ||
{{cache info | {{cache info | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|l2 cache=2 MB | |l2 cache=2 MB | ||
|l2 break=2x1 MB | |l2 break=2x1 MB | ||
− | |||
|l2 extra=(per 2 cores) | |l2 extra=(per 2 cores) | ||
− | |l3 cache=0 | + | |l3 cache=0 KiB |
|l3 desc=No L3$ | |l3 desc=No L3$ | ||
}} | }} |
Revision as of 00:41, 19 September 2016
Template:mpu The x3-C3200RK is a quad-core 64-bit system-on-chip designed by Intel and introduced in March 2015. This chip is identical to the x3-C3230RK except for its networking capabilities which are limited to WiFi only. This chip operates at 1.1 GHz and manufactured in 28 nm process designed for entry-level smart phones. This SoC integrates an Arm Mali-450 MP4 GPU.
Contents
Cache
Cache Info [Edit Values] | ||
L2$ | 2 MB "MB" is not declared as a valid unit of measurement for this property. |
2x1 MB (per 2 cores) |
L3$ | 0 KiB 0 MiB 0 B 0 GiB |
No L3$ |
Graphics
Integrated Graphic Information | |
GPU | Mali-450 MP4 |
Displays | 1 |
Frequency | 600 MHz 0.6 GHz
600,000 KHz |
Output | DSI |
OpenGL ES | 2.0 |
Max DSI Res | 1920x1080 @60 Hz |
Memory controller
Integrated Memory Controller | |
Type | LPDDR2-1066, LPDDR3-1066, DDR3L-1333 |
Controllers | 1 |
Channels | 1 |
ECC Support | No |
Max bandwidth | 4,200 MB/s |
Max memory | 2,048 MB |
Input/Output
- USB Revision: 2.0 OTG
- USB Ports: 1
- GP I/O: 4x I2C
- UART: 2x USIF
- GLONASS
Storage
- eMMC 4.51
Features
Networking
- RF Transceiver: A-GOLD 620
- Wi-Fi: 802.11 B/G/N
- Protocol Stack: Intel Release 9 Protocol Stack
ISP/Camera
- Up to 13 MP/5 MP
Facts about "Atom x3-C3200RK - Intel"
has feature | integrated gpu + |
integrated gpu | Mali-450 MP4 + |
integrated gpu base frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |