Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intrinsity/fastmath"
(→Manuals) |
|||
| Line 23: | Line 23: | ||
}} | }} | ||
'''FastMATH''' was a family of matrix and vector math processors with an on-die [[RISC]] [[CPU]]s introduced by [[Intrinsity]]. The chips were developed using Intrinsity's own proprietary {{\\|Fast14}} technology. | '''FastMATH''' was a family of matrix and vector math processors with an on-die [[RISC]] [[CPU]]s introduced by [[Intrinsity]]. The chips were developed using Intrinsity's own proprietary {{\\|Fast14}} technology. | ||
| + | |||
| + | == Architecture == | ||
| + | {{main|intrinsity/microarchitectures/fastmath|l1=FastMATH Microarchitecture}} | ||
| + | FastMATH was a series of microprocessors developed by [[Intrinsity]] using {{\\|Fast14}} technology - i.e. processors designed using custom [[cmos/dynamic|dynamic]] [[cmos/domino|domino logic]]. These chips incorporate the {{\\|FastMIPS}} core along with a custom high-performance matrix and vector math coprocessor. | ||
| + | |||
| + | === Matrix and Vector Math Processing Unit=== | ||
| + | The unit is designed as a [[simd|single-instruction, multiple-data]] (SIMD) architecture capable of oeprating on 4x4 arrays of {{arch|32}} values. Operates support fixed-point matrix, vector, and scalar data types with dedicated local register file. Data arrays are directly fetched from L2 cache. | ||
| + | |||
| + | * Zero-cycle latency, two-cycle throughput | ||
| + | * 64 GOPS (peak) at 2 GHz | ||
| + | * 551,000 radix-4 1024-point 16-bit FFTs/sec at 2 GHz | ||
| + | * 32 GMACs/sec at 2 GHz | ||
| + | |||
| + | {{expand section}} | ||
== Documents == | == Documents == | ||
Revision as of 03:10, 3 July 2016
| FastMATH | |
| |
| FastMATH and FastMIPS chips | |
| Developer | Intrinsity |
| Manufacturer | TSMC |
| Type | Microprocessors |
| Introduction | 2000 (announced) 2002 (launch) |
| Architecture | 32-bit vector/matrix math processor + RISC cpu |
| Word size | 32 bit 4 octets
8 nibbles |
| Process | 130 nm 0.13 μm
1.3e-4 mm |
| Technology | CMOS |
| Clock | 1 GHz-3 GHz |
| Package | CBGA-670 |
FastMATH was a family of matrix and vector math processors with an on-die RISC CPUs introduced by Intrinsity. The chips were developed using Intrinsity's own proprietary Fast14 technology.
Contents
Architecture
- Main article: FastMATH Microarchitecture
FastMATH was a series of microprocessors developed by Intrinsity using Fast14 technology - i.e. processors designed using custom dynamic domino logic. These chips incorporate the FastMIPS core along with a custom high-performance matrix and vector math coprocessor.
Matrix and Vector Math Processing Unit
The unit is designed as a single-instruction, multiple-data (SIMD) architecture capable of oeprating on 4x4 arrays of 32-bit values. Operates support fixed-point matrix, vector, and scalar data types with dedicated local register file. Data arrays are directly fetched from L2 cache.
- Zero-cycle latency, two-cycle throughput
- 64 GOPS (peak) at 2 GHz
- 551,000 radix-4 1024-point 16-bit FFTs/sec at 2 GHz
- 32 GMACs/sec at 2 GHz
 |
This section requires expansion; you can help adding the missing info. |
Documents
Manuals
White Paper
Facts about "FastMATH - Intrinsity"
| designer | Intrinsity + |
| first announced | 2000 + |
| first launched | 2002 + |
| full page name | intrinsity/fastmath + |
| instance of | microprocessor family + |
| main designer | Intrinsity + |
| manufacturer | TSMC + |
| name | FastMATH + |
| package | CBGA-670 + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |