From WikiChip
Difference between revisions of "exponential technology/x704/500"
< exponential technology‎ | x704

(Created page with "{{expotech title|X704-500}} {{mpu | name = X704-500 | no image = Yes | image = | image size = | caption = | des...")
 
Line 8: Line 8:
 
| designer            = Exponential Technology
 
| designer            = Exponential Technology
 
| manufacturer        = Hitachi
 
| manufacturer        = Hitachi
| model number        = X704-466
+
| model number        = X704-500
 
| part number        =  
 
| part number        =  
 
| market              = Desktop
 
| market              = Desktop

Revision as of 13:01, 1 July 2016

Template:mpu X704 500 MHz was a PowerPC-compatible microprocessor operating at 500 MHz announced in January 1997 by Exponential Technology. The company folded before the model ever reaching market (See X704 § History).

Cache

Main article: X704 § Cache

Level 3 can be provided externally with cache size of 512 KB to 2 MB.

Cache Info [Edit Values]
L1I$ 2 KB
"KB" is not declared as a valid unit of measurement for this property.
1x2 KB direct mapped
L1D$ 2 KB
"KB" is not declared as a valid unit of measurement for this property.
1x2 KB direct mapped
L2$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
1x32 KB 8-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

  • Fully PowerPC 60x-compatible architecture
  • IEEE 1149.1-compliant JTAG test access port
  • IEEE 754-compliant single-precision and double-precision arithmetic
  • Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
  • Support for all PowerPC cache operations
  • Support for PowerEndian and BigEndian modes

Documents

Manuals

See also

l1d$ descriptiondirect mapped +
l1d$ size2 KiB (2,048 B, 0.00195 MiB) +
l1i$ descriptiondirect mapped +
l1i$ size2 KiB (2,048 B, 0.00195 MiB) +
l2$ description8-way set associative +
l2$ size0.0313 MiB (32 KiB, 32,768 B, 3.051758e-5 GiB) +