From WikiChip
Difference between revisions of "exponential technology/x704/410"
< exponential technology‎ | x704

(Created page with "{{expotech title|X704-410}} {{mpu | name = X704-410 | no image = Yes | image = | image size = | caption = | des...")
 
Line 73: Line 73:
 
| socket 0 type      = BGA
 
| socket 0 type      = BGA
 
}}
 
}}
−
'''X704 410 MHz''' was a [[PowerPC]]-compatible microprocessor operating at 410 MHz introduced in February of [[1997]]. This model was the final and only model actually produced by [[Exponential Technology]] in early 1997 with the plan of being implemented by [[Apple]] in their machines. The model was later dropped by Apple and faded into obscurity.
+
'''X704 410 MHz''' was a [[PowerPC]]-compatible microprocessor operating at 410 MHz introduced in February of [[1997]]. This model was the final and only model actually produced by [[Exponential Technology]] in early 1997 with the plan of being implemented by [[Apple]] in their machines. The model was later dropped by Apple and faded into obscurity (See [[exponential_technology/x704#History|X704 § History]]).
 +
 
 +
== Cache ==
 +
{{main|exponential_technology/microarchitectures/x704#Memory_Hierarchy|l1=X704 § Cache}}
 +
Level 3 can be provided externally with cache size of 512 KB to 2 MB.
 +
{{cache info
 +
|l1i cache=2 KB
 +
|l1i break=1x2 KB
 +
|l1i desc=direct mapped
 +
|l1i extra=
 +
|l1d cache=2 KB
 +
|l1d break=1x2 KB
 +
|l1d desc=direct mapped
 +
|l1d extra=
 +
|l2 cache=32 KB
 +
|l2 break=1x32 KB
 +
|l2 desc=8-way set associative
 +
|l2 extra=
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}
 +
 
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 
 +
== Features ==
 +
* Fully PowerPC 60x-compatible architecture
 +
* IEEE 1149.1-compliant JTAG test access port
 +
* IEEE 754-compliant single-precision and double-precision arithmetic
 +
* Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
 +
* Support for all PowerPC cache operations
 +
* Support for PowerEndian and BigEndian modes
 +
 
 +
== Documents ==
 +
 
 +
=== Manuals ===
 +
* [[:File:X704 technical summary.pdf|X704 Technical Summary]], 1996
 +
 
 +
== See also ==
 +
* [[PowerPC]]
 +
* {{expotech|X704}}

Revision as of 12:36, 1 July 2016

Template:mpu X704 410 MHz was a PowerPC-compatible microprocessor operating at 410 MHz introduced in February of 1997. This model was the final and only model actually produced by Exponential Technology in early 1997 with the plan of being implemented by Apple in their machines. The model was later dropped by Apple and faded into obscurity (See X704 § History).

Cache

Main article: X704 § Cache

Level 3 can be provided externally with cache size of 512 KB to 2 MB.

Cache Info [Edit Values]
L1I$ 2 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x2 KB direct mapped
L1D$ 2 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x2 KB direct mapped
L2$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x32 KB 8-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

  • Fully PowerPC 60x-compatible architecture
  • IEEE 1149.1-compliant JTAG test access port
  • IEEE 754-compliant single-precision and double-precision arithmetic
  • Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
  • Support for all PowerPC cache operations
  • Support for PowerEndian and BigEndian modes

Documents

Manuals

See also

Retrieved from "https://en.wikichip.org/w/index.php?title=exponential_technology/x704/410&oldid=22589"
Facts about "X704-410 - Exponential Technology"
RDF feed
l1d$ descriptiondirect mapped +
l1i$ descriptiondirect mapped +
l2$ description8-way set associative +