Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486sx2-50"
(rm dup params) |
|||
| Line 48: | Line 48: | ||
| max memory = 4 GB | | max memory = 4 GB | ||
| max memory addr = | | max memory addr = | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| electrical = Yes | | electrical = Yes | ||
Revision as of 02:10, 21 May 2016
Template:mpu Am486SX2-50 was an 80486-compatible microprocessor introduced by AMD in early 1994. This processor has a clock multiplier of 2 with a core frequency of 50 MHz and a bus frequency of 25 MHz. As with the rest of the 486SX series, this MPU does not have a functional FPU on-die.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.