Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/cannon lake"
(Created page with "{{intel title|Cannonlake|arch}} {{microarchitecture | name = Cannonlake | manufacturer = Intel | introduction = 2018-2019 | phase-out = | process...") |
|||
| Line 2: | Line 2: | ||
{{microarchitecture | {{microarchitecture | ||
| name = Cannonlake | | name = Cannonlake | ||
| + | | designer = Intel | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| introduction = 2018-2019 | | introduction = 2018-2019 | ||
Revision as of 18:14, 16 May 2016
| Edit Values | |
| Cannonlake µarch | |
| General Info |
Cannonlake is a planned microarchitecture by Intel as a successor to Kaby Lake. Cannonlake is expected to be fabricated using a 10 nm process.
Facts about "Cannon Lake - Microarchitectures - Intel"
| codename | Cannon Lake + |
| core count | 2 + |
| designer | Intel + |
| first launched | May 15, 2018 + |
| full page name | intel/microarchitectures/cannon lake + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Cannon Lake + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |