Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/sapphire rapids"
(→History) |
|||
| Line 18: | Line 18: | ||
== History == | == History == | ||
[[File:intel 2019 investor meeting sapphire roadmap.png|thumb|right|Intel Xeon Roadmap through 2021.]] | [[File:intel 2019 investor meeting sapphire roadmap.png|thumb|right|Intel Xeon Roadmap through 2021.]] | ||
| − | Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids | + | Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids was planned to succeed {{\\|Ice Lake (Server)|Ice Lake}} in 2021, was however delayed to 2023. |
== Process Technology == | == Process Technology == | ||
Revision as of 23:26, 12 November 2022
| Edit Values | |
| Sapphire Rapids µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2021 |
| Process | Intel 7 |
| Instructions | |
| ISA | x86-64 |
| Succession | |
Sapphire Rapids (SPR) is Intel's successor to Ice Lake, a 7 nm microarchitecture for enthusiasts and servers.
Contents
History
Sapphire Rapids was first announced during the May 2019 Intel Investor Meeting. Sapphire Rapids was planned to succeed Ice Lake in 2021, was however delayed to 2023.
Process Technology
Sapphire Rapids is planned to be manufactured on the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).
Compiler support
Support for Sapphire Rapids was added in LLVM Clang 12 and GCC 11.
| Compiler | Arch-Specific | Arch-Favorable |
|---|---|---|
| GCC | -march=sapphirerapids |
-mtune=sapphirerapids
|
| LLVM | -march=sapphirerapids |
-mtune=sapphirerapids
|
CPUID
| Core | Extended Family |
Family | Extended Model |
Model |
|---|---|---|---|---|
| SP | 0 | 0x6 | 0x8 | 0xF |
| Family 6 Model 143 | ||||
Architecture
Key changes from Ice Lake
- Intel 7 (from 10 nm SuperFIN)
- Core
- New Integration
- Memory
- DDR5 (from DDR4)
- Optane DC DIMMs
- Barlow Pass → Crow Pass
- I/O
- PCIe Gen 5.0 (from Gen 4.0)
- Platform
This list is incomplete; you can help by expanding it.
See also
Facts about "Sapphire Rapids - Microarchitectures - Intel"
| codename | Sapphire Rapids + |
| designer | Intel + |
| first launched | 2021 + |
| full page name | intel/microarchitectures/sapphire rapids + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sapphire Rapids + |